# onsemi

# Octal 3-State Noninverting Transparent Latch with LSTTL Compatible Inputs

High-Performance Silicon-Gate CMOS

# **MC74HCT573A**

The MC74HCT573A is identical in pinout to the LS573. This device may be used as a level converter for interfacing TTL or NMOS outputs to High–Speed CMOS inputs.


These latches appear transparent to data (i.e., the outputs change asynchronously) when Latch Enable is high. When Latch Enable goes low, data meeting the setup and hold times becomes latched.

The Output Enable input does not affect the state of the latches, but when Output Enable is high, all device outputs are forced to the high–impedance state. Thus, data may be latched even when the outputs are not enabled.

The HCT573A is identical in function to the HCT373A but has the Data Inputs on the opposite side of the package from the outputs to facilitate PC board layout.

# Features

- Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 10 μA
- In Compliance with the Requirements Defined by JEDEC Standard No. 7 A
- Chip Complexity: 234 FETs or 58.5 Equivalent Gates
  - Improved Propagation Delays
  - 50% Lower Quiescent Power
- These Devices are Pb-Free and are RoHS Compliant








SOIC-20 DW SUFFIX CASE 751D TSSOP-20 DT SUFFIX CASE 948E

## **PIN ASSIGNMENT**

OUTPUT			_	
ENABLE C	1.	20	þ	V <sub>CC</sub>
D0 [	2	19	þ	Q0
D1 [	3	18	þ	Q1
D2 C	4	17	þ	Q2
D3 D	5	16	þ	Q3
D4 C	6	15	þ	Q4
D5 C	7	14	þ	Q5
D6 D	8	13	þ	Q6
D7 C	9	12	þ	Q7
GND D	10	11	þ	LATCH
				ENABLE

### MARKING DIAGRAMS



A	= Assembly Location
WL, L	= Wafer Lot
YY, Y	= Year
WW, W	= Work Week
G or ∎	= Pb-Free Package

(Note: Microdot may be in either location)

# **ORDERING INFORMATION**

UNDERING INI UNMATION						
Device	Package	Shipping <sup>†</sup>				
MC74HCT573ADWR2G	SOIC-20 (Pb-Free)	1000 / Tape & Reel				
MC74HCT573ADTR2G	TSSOP-20 (Pb-Free)	2500 / Tape & Reel				
MC74HCT573ADWG	SOIC-20 (Pb-Free)	38 Units / Rail				
NLV74HCT573ADTRG	TSSOP-20 (Pb-Free)	2500 / Tape & Reel				
NLV74HCT573ADWG	SOIC-20 (Pb-Free)	38 Units / Rail				
NLV74HCT573ADWRG	SOIC-20 (Pb-Free)	1000 / Tape & Reel				

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

© Semiconductor Components Industries, LLC, 2014

January, 2022 – Rev. 14

# FUNCTION TABLE

Inputs			Output
Output Enable		D	Q
L	Н	Н	Н
L	Н	L	L
L	L	X	No Change
н	Х	X	Z

X = Don't Care

Z = High Impedance

Design Criteria	Value	Units
Internal Gate Count*	58.5	ea
Internal Gate Propagation Delay	1.5	ns
Internal Gate Power Dissipation	5.0	μW
Speed Power Product	0.0075	рJ

\*Equivalent to a two-input NAND gate.

#### MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	-0.5 to + 7.0	V
V <sub>in</sub>	DC Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>out</sub>	DC Output Voltage (Referenced to GND)	–0.5 to V <sub>CC</sub> + 0.5	V
l <sub>in</sub>	DC Input Current, per Pin	±20	mA
I <sub>out</sub>	DC Output Current, per Pin	±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND Pins	±50	mA
PD	Power Dissipation in Still Air SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature	–65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 Seconds (TSSOP or SOIC Package)	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating: SOIC Package: -7 mW/°C from 65° to 125°C

TSSOP Package: -6.1 mW/°C from 65° to 125°C

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V <sub>in</sub> , V <sub>out</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 1)	0	500	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

# **MC74HCT573A**

					aranteed Li	imit	
Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	–55 to 25°C	≤ 85°C	≤ 125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  \leq 20 \ \mu\text{A} \end{array}$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage	$\begin{array}{l} V_{out} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\  I_{out}  \leq 20 \ \mu\text{A} \end{array}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$ \begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} \\  I_{out}  \leq 20 \ \mu A \end{array} $	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
			4.5	3.98	3.84	3.7	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	$ \begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} \\ \left  I_{out} \right  \leq 20 \ \mu A \end{array} $	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		$ \begin{array}{l} V_{in} = V_{IH} \text{ or } V_{IL} \\  I_{out}  \leq 6.0 \text{ mA} \end{array} $	4.5	0.26	0.33	0.4	
l <sub>in</sub>	Maximum Input Leakage Current	V <sub>in</sub> = V <sub>CC</sub> or GND	5.5	±0.1	±1.0	±1.0	μΑ
I <sub>OZ</sub>	Maximum Three-State Leakage Current	Output in High–Impedance State $V_{in} = V_{IL}$ or $V_{IH}$ $V_{out} = V_{CC}$ or GND	5.5	±0.5	±5.0	±10	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)		5.5	4.0	40	160	μΑ
$\Delta I_{CC}$	Additional Quiescent Supply Current	$V_{in} = 2.4$ V, Any One Input $V_{in} = V_{CC}$ or GND, Other Inputs		≥ <b>55°C</b>	25°C to 125°C		
	Gunon	$I_{out} = 0 \mu A$	5.5	2.9	2	.4	mA

## DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

# AC ELECTRICAL CHARACTERISTICS (V\_{CC} = 5.0 V $\pm 10\%,~C_L$ = 50 pF, Input $t_r$ = $t_f$ = 6.0 ns)

			Guaranteed Limit			
Symbol	Parameter	–55 to 25°C	≤ 85°C	≤ 125°C	Unit	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input D to Output Q (Figures 1 and 5)	30	38	45	ns	
t <sub>PLH</sub> t <sub>PHL</sub>	Maximum Propagation Delay, Latch Enable to Q (Figures 2 and 5)	30	38	45	ns	
T <sub>PLZ,</sub> T <sub>PHZ</sub>	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	28	35	42	ns	
t <sub>TZL,</sub> t <sub>TZH</sub>	Maximum Propagation Delay, Output Enable to Q (Figures 3 and 6)	28	35	42	ns	
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, any Output (Figures 1 and 5)	12	15	18	ns	
C <sub>in</sub>	Maximum Input Capacitance	10	10	10	pF	
C <sub>out</sub>	Maximum Three-State Output Capacitance (Output in High-Impedance State)	15	15	15	pF	
		Туріс	al @ 25°C, V	<sub>CC</sub> = 5.0 V	İ	

 
 C<sub>PD</sub>
 Power Dissipation Capacitance (Per Enabled Output)\*

 \* Used to determine the no-load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>.
48


# TIMING REQUIREMENTS (V\_{CC} = 5.0 V $\pm 10\%,\,C_L$ = 50 pF, Input $t_r$ = $t_f$ = 6.0 ns)

			Guaranteed Limit								
			–55 to 25°C		$-55 \text{ to } 25^{\circ}\text{C} \leq 8$		$-55 \text{ to } 25^{\circ}\text{C} \leq 85^{\circ}\text{C}$		≤ 85°C ≤ 125°C		
Symbol	Parameter	Fig.	Min	Max	Min	Max	Min	Max	Unit		
t <sub>su</sub>	Minimum Setup Time, Input D to Latch Enable	4	10		13		15		ns		
t <sub>h</sub>	Minimum Hold Time, Latch Enable to Input D	4	5.0		5.0		5.0		ns		
tw	Minimum Pulse Width, Latch Enable	2	15		19		22		ns		
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Times	1		500		500		500	ns		

pF

# **MC74HCT573A**

# SWITCHING WAVEFORMS








Figure 2.






Figure 3.



\*Includes all probe and jig capacitance

Figure 5. Test Circuit



\*Includes all probe and jig capacitance








Figure 4.



# EXPANDED LOGIC DIAGRAM




\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DATE 22 APR 2015

- 1. DIMENSIONS ARE IN MILLIMETERS. 2. INTERPRET DIMENSIONS AND TOLERANCES
- PER ASME Y14.5M, 1994. 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS
DIM	MIN	MAX
Α	2.35	2.65
A1	0.10	0.25
b	0.35	0.49
C	0.23	0.32
D	12.65	12.95
E	7.40	7.60
е	1.27	BSC
н	10.05	10.55
h	0.25	0.75
L	0.50	0.90
θ	0 °	7 °

GENERIC **MARKING DIAGRAM\*** 



- = Work Week
- = Pb-Free Package


\*This information is generic. Please refer to device data sheet for actual part marking. Pb–Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98ASB42343B	Electronic versions are uncontrolled except when accessed directly from the Document Reposit Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC-20 WB		PAGE 1 OF 1		
the right to make changes without furth purpose, nor does <b>onsemi</b> assume a	ner notice to any products herein. <b>onsemi</b> making ny liability arising out of the application or use	LLC dba <b>onsemi</b> or its subsidiaries in the United States and/or other cour es no warranty, representation or guarantee regarding the suitability of its pr of any product or circuit, and specifically disclaims any and all liability, inc e under its patent rights nor the rights of others.	oducts for any particular		

# DUSEM

SOIC-20 WB CASE 751D-05 ISSUE H





DOCUMENT NUMBER:	98ASH70169A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TSSOP-20 WB		PAGE 1 OF 1

ON Semiconductor and unarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales