
SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995


- Low r_{DS(on)} . . . 0.4 Ω Typ
- Voltage Output . . . 60 V
- Input Protection Circuitry . . . 18 V
- Pulsed Current . . . 3 A Per Channel
- Extended ESD Capability . . . 4000 V
- Direct Logic-Level Interface

description


The TPIC5421L is a monolithic gate-protected logic-level power DMOS array that consists of four electrically isolated N-channel enhancement-mode DMOS transistors, two of which are configured with common source. Each transistor features integrated high-current zener diodes (Z_{CXa} and Z_{CXb}) to prevent gate damage in the event that an overstress condition occurs. These zener diodes also provide up to 4000 V of ESD protection when tested using the human-body model of a 100-pF capacitor in series with a 1.5-k Ω resistor.

The TPIC5421L is offered in a 20-pin wide-body surface-mount (DW) package and a 16-pin thermally-enhanced dual-in-line (NE) package and is characterized for operation over the case temperature of -40° C to 125° C.





schematic



NOTE A: For correct operation, no terminal may be taken below GND. Pin numbers shown are for the DW package.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1995, Texas Instruments Incorporated

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995

absolute maximum ratings over operating case temperature range (unless otherwise noted)[†]

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: Pulse duration = 10 ms, duty cycle = 2%

DISSIPATION RATING TABLE

PACKAGE	$T_C \le 25^{\circ}C$ POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 125°C POWER RATING
DW	1125 mW	9.0 mW/°C	225 mW
NE	2075 mW	16.6 mW/°C	415 mW



TPIC5421L **H-BRIDGE GATE-PROTECTED LOGIC-LEVEL** POWER DMOS ARRAY SLIS027A – OCTOBER 1994 – REVISED OCTOBER 1995

PARAMETER		TEST COND	MIN	TYP	MAX	UNIT	
V(BR)DSX	Drain-to-source breakdown voltage	I _D = 250 μA,	$V_{GS} = 0$	60			V
VGS(th)	Gate-to-source threshold voltage	I _D = 1 mA, See Figure 5	$V_{DS} = V_{GS}$,	1.5	1.85	2.2	V
V(BR)GS	Gate-to-source breakdown voltage	I _{GS} = 250 μA		18			V
V(BR)SG	Source-to-gate breakdown voltage	I _{SG} = 250 μA		9			V
V _(BR)	Reverse drain-to-GND breakdown voltage (across D1, D2)	Drain-to-GND curren	t = 250 μA	100			V
V _{DS(on)}	Drain-to-source on-state voltage	I _D = 1 A, See Notes 2 and 3	V _{GS} = 5 V,		0.4	0.475	V
V _{F(SD)}	Forward on-state voltage, source-to-drain	$I_{S} = 1 A,$ $V_{GS} = 0 (Z1, Z2, Z3, Z4),$ See Notes 2 and 3 and Figure 12			0.9	1.1	V
VF	Forward on-state voltage, GND-to-drain	I _D = 1 A (D1, D2), See Notes 2 and 3			4.6		V
	Zara gata valtaga drain aurrant	$V_{DS} = 48 V,$ $V_{GS} = 0$	$T_{C} = 25^{\circ}C$		0.05	1	μA
IDSS	Zero-gate-voltage drain current		$T_{C} = 125^{\circ}C$		0.5	10	
IGSSF	Forward-gate current, drain short circuited to source	ource $V_{GS} = 15 V$, V_{DS}			20	200	nA
IGSSR	Reverse-gate current, drain short circuited to source	$V_{SG} = 5 V,$	$V_{DS} = 0$		10	100	nA
I	Lookage ourrent drain to CND	V/ 49.V/	$T_C = 25^{\circ}C$		0.05	1	
lkg	Leakage current, drain-to-GND	V _{DGND} = 48 V	T _C = 125°C		0.5	10	μA
		V _{GS} = 5 V, I _D = 1 A,	T _C = 25°C		0.4	0.475	Ω
^r DS(on)	Static drain-to-source on-state resistance	See Notes 2 and 3 and Figures 6 and 7	T _C = 125°C		0.65	0.68	52
9fs	Forward transconductance	V _{DS} = 15 V, See Notes 2 and 3 ar	I _D = 0.5 A, nd Figure 9	1.25	1.4		S
C _{iss}	Short-circuit input capacitance, common source				220	275	
C _{oss}	Short-circuit output capacitance, common source	V _{DS} = 25 V, V _{GS} = 0, f = 1 MHz, See Figure 11			120	150	pF
C _{rss}	Short-circuit reverse-transfer capacitance, common source				100	125	μ.

electrical characteristics $T_{o} = 25^{\circ}C$ (unless otherwise noted)

NOTES: 2. Technique should limit $T_J - T_C$ to 10°C maximum.

3. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

source-to-drain and GND-to-drain diode characteristics, $T_C = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS			MIN	TYP	MAX	UNIT
			Z1 and Z3		55			
t _{rr} Reverse-recovery time			Z2 and Z4		150		ns	
		$I_S = 0.5 A,$ $V_{GS} = 0,$ See Figures 1 and 14	V _{DS} = 48 V, di/dt = 100 A/μs,	D1 and D2		200		
				Z1 and Z3		0.06		
Q _{RR}	Total diode charge			Z2 and Z4		0.3		μC
				D1 and D2		0.7		



SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995

resistive-load switching characteristics, $T_C = 25^{\circ}C$

	PARAMETER	1	EST CONDITIO	NS	MIN	TYP	MAX	UNIT
t _{d(on)}	Turn-on delay time					25	50	
^t d(off)	Turn-off delay time	V _{DD} = 25 V,	R _L = 25 Ω, See Figure 2	t _{r1} = 10 ns,		20	40	-
t _{r2}	Rise time	t _{f1} = 10 ns,				21	42	ns
t _{f2}	Fall time					9	18	
Qg	Total gate charge					3.9	5	
Q _{gs(th)}	Threshold gate-to-source charge	V _{DS} = 48 V, See Figure 3	I _D = 0.5 A,	V _{GS} = 5 V,		0.55	0.8	nC
Q _{gd}	Gate-to-drain charge	000 1 igal 0 0				2.5	3.6	
LD	Internal drain inductance					5		الم
LS	Internal source inductance					5		nH
Rg	Internal gate resistance					0.25		Ω

thermal resistance

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta J A}$	Junction-to-ambient thermal resistance	DW package	Cas Natas 4 and C	90			
		NE package	See Notes 4 and 6		60		
$R_{\theta JB}$	Junction-to-board thermal resistance	DW package	See Notes 4 and 6		53		°C/W
$R_{\theta JP}$ Junc	lunction to his thermal registeres	DW package	See Notes 5 and 6		30		
	Junction-to-pin thermal resistance	NE package	See Notes 5 and 6		25		


NOTES: 4. Package mounted on an FR4 printed-circuit board with no heatsink.

5. Package mounted in intimate contact with infinite heatsink.

6. All outputs with equal power




PARAMETER MEASUREMENT INFORMATION



[†] IRM(REC) = maximum recovery current [‡] The above waveform is representative of Z2, Z4, D1, and D2 in shape only.

Figure 1. Reverse-Recovery-Current Waveforms of Source-to-Drain Diode










SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995

Current Regulator Qg Same Type 12-V as DUT **0.2** μ**F** ≥ **50 k**Ω 5 V Battery **0.3** μF Qgs(th) Qgd V_{DD} VGS VDS DUT ₀៴ᡗ᠋ **IG** = 100 μA **Gate Voltage** Time IG Current-ID Current-WAVEFORM Sampling Resistor **Sampling Resistor TEST CIRCUIT**

PARAMETER MEASUREMENT INFORMATION






TEST CIRCUIT

NOTES: A. The pulse generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $Z_O = 50 \Omega$. B. Input pulse duration (t_W) is increased until peak current I_{AS} = 3 A.


> Energy test level is defined as $E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 180 \text{ mJ},$ where t_{av} = avalanche time





SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995


TYPICAL CHARACTERISTICS





SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995

TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS






Figure 14



SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995

THERMAL INFORMATION





[†]Less than 2% duty cycle







Figure 16



SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995

THERMAL INFORMATION

NE PACKAGE[†]



NOTES A: $Z_{\theta JA}(t) = r(t) R_{\theta JA}$

 t_W = pulse duration t_{C} = cycle time


d = duty cycle = t_W/t_C

Figure 17



SLIS027A - OCTOBER 1994 - REVISED OCTOBER 1995

THERMAL INFORMATION



DW PACKAGE[†] JUNCTION-TO-BOARD THERMAL RESISTANCE

 † Device mounted on a 24 in², 4-layer $\,$ FR4 printed-circuit board with no heatsink.

NOTES A: $Z_{\theta JB}(t) = r(t) R_{\theta JB}$ $t_W = pulse duration$ $t_C = cycle time$ $d = duty cycle = t_W/t_C$







PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TPIC5421LDW	OBSOLETE	SOIC	DW	20	TBD	Call TI	Call TI
TPIC5421LNE	OBSOLETE	PDIP	NE	16	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

MECHANICAL DATA

MPDI003 - OCTOBER 1994

NE (R-PDIP-T**) 20 PIN SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001 (16 pin only)



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated