SLAS219B – MARCH 1999 – REVISED MARCH 2000

- $\bullet$ **Low Supply Voltage Range, 2.5 V – 5.5 V**
- $\bullet$ Low Operation Current, 400 µA at 1 MHz, **3 V**
- $\bullet$  **Ultra-Low Power Consumption (Standby** Mode Down to 0.1  $\mu$ A)
- $\bullet$ **Five Power-Saving Modes**
- $\bullet$ **Wakeup From Standby Mode in 6 µs**
- $\bullet$  **16-Bit RISC Architecture, 300 ns Instruction Cycle Time**
- $\bullet$  **Single Common 32 kHz Crystal, Internal System Clock up to 3.3 MHz**
- $\bullet$  **Integrated LCD Driver for up to 84 Segments**
- $\bullet$ **Integrated 12+2 Bit A/D Converter**
- $\bullet$  **Family Members Include: – MSP430C323, 8KB ROM, 256 Byte RAM – MSP430C325, 16KB ROM, 512 Byte RAM**
	- **MSP430P325A, 16KB OTP, 512 Byte RAM**
- $\bullet$  **EPROM Version Available for Prototyping: PMS430E325A**
- $\bullet$ **Serial Onboard Programming**
- $\bullet$  **Programmable Code Protection by Security Fuse**
- $\bullet$  **Avaliable in 64 Pin Quad Flatpack (QFP), 68 Pin Plastic J-Leaded Chip Carrier (PLCC), 68 Pin J-Leaded Ceramic Chip Carrier (JLCC) Package (EPROM Version)**

#### **description**

The Texas Instruments MSP430 is an ultra-low power mixed-signal microcontroller family consisting of several devices which feature different sets of modules targeted to various applications. The microcontroller is designed to be battery operated for an extended application lifetime. With 16-bit RISC architecture, 16-bit integrated registers on the CPU, and a constant generator, the MSP430 achieves maximum code efficiency. The digitallycontrolled oscillator, together with the frequency-locked-loop (FLL), provides a wakeup from a low-power mode to active mode in less than  $6 \text{ us.}$ 





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

**Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.**



**PRODUCTION DATA information is current as of publication date.** Copyright 2000, Texas Instruments Incorporated

SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **description (continued)**

Typical applications include sensor systems that capture analog signals, convert them to digital values, and then process the data and display them or transmit them to a host system. The MSP430x32x offers an integrated 12+2 bit A/D converter with six multiplexed inputs.



# **functional block diagram**





SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **Terminal Functions**





SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **short-form description**

#### **processing unit**

The processing unit is based on a consistent and orthogonally-designed CPU and instruction set. This design structure results in a RISC-like architecture, highly transparent to the application development and is distinguished due to ease of programming. All operations other than program-flow instructions are consequently performed as register operations in conjunction with seven addressing modes for source and four modes for destination operand.

#### **CPU**

Sixteen registers are located inside the CPU, providing reduced instruction execution time. This reduces a register-register operation execution time to one cycle of the processor frequency.

Four of the registers are reserved for special use as a program counter, a stack pointer, a status register and a constant generator. The remaining registers are available as general-purpose registers.

Peripherals are connected to the CPU using a data address and control bus and can be handled easily with all instructions for memory manipulation.



#### **instruction set**

The instruction set for this register-register architecture provides a powerful and easy-to-use assembler language. The instruction set consists of 51 instructions with three formats and seven addressing modes. Table 1 provides a summation and example of the three types of instruction formats; the addressing modes are listed in Table 2.

#### **Table 1. Instruction Word Formats**



Each instruction that operates on word and byte data is identified by the suffix B.





SLAS219B – MARCH 1999 – REVISED MARCH 2000



#### **Table 2. Address Mode Descriptions**

NOTE:  $s = source$   $d = destination$ 

Computed branches (BR) and subroutine calls (CALL) instructions use the same addressing modes as the other instructions. These addressing modes provide *indirect* addressing, ideally suited for computed branches and calls. The full use of this programming capability permits a program structure different from conventional 8- and 16-bit controllers. For example, numerous routines can easily be designed to deal with pointers and stacks instead of using flag type programs for flow control.

#### **operation modes and interrupts**

The MSP430 operating modes support various advanced requirements for ultra low power and ultra low energy consumption. This is achieved by the intelligent management of the operations during the different module operation modes and CPU states. The requirements are fully supported during interrupt event handling. An interrupt event awakens the system from each of the various operating modes and returns with the RETI instruction to the mode that was selected before the interrupt event. The clocks used are ACLK and MCLK. ACLK is the crystal frequency and MCLK is a multiple of ACLK and is used as the system clock.

The software can configure five operating modes:

- $\bullet$ Active mode (AM). The CPU is enabled with different combinations of active peripheral modules.
- Low power mode 0 (LPM0). The CPU is disabled, peripheral operation continues, ACLK and MCLK signals are active, and loop control for MCLK is active.
- Low power mode 1 (LPM1). The CPU is disabled, peripheral operation continues, ACLK and MCLK signals are active, and loop control for MCLK is inactive.
- Low power mode 2 (LPM2). The CPU is disabled, peripheral operation continues, ACLK signal is active, and MCLK and loop control for MCLK are inactive.
- Low power mode 3 (LPM3). The CPU is disabled, peripheral operation continues, ACLK signal is active, MCLK and loop control for MCLK are inactive, and the dc generator for the digital controlled oscillator (DCO)  $(\rightarrow MCLK)$  generator) is switched off.
- Low power mode 4 (LPM4). The CPU is disabled, peripheral operation continues, ACLK signal is inactive (crystal oscillator stopped), MCLK and loop control for MCLK are inactive, and the dc generator for the DCO is switched off.

The special function registers (SFR) include module-enable bits that stop or enable the operation of the specific peripheral module. All registers of the peripherals may be accessed if the operational function is stopped or enabled. However, some peripheral current-saving functions are accessed through the state of local register bits. An example is the enable/disable of the analog voltage generator in the LCD peripheral, which is turned on or off using one register bit.



SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **operation modes and interrupts (continued)**

The most general bits that influence current consumption and support fast turnon from low-power operating modes are located in the status register (SR). Four of these bits control the CPU and the system clock generator: SCG1, SCG0, OscOff, and CPUOff.



## **interrupt vector addresses**

The interrupt vectors and the power-up starting address are located in the ROM with an address range of 0FFFFh-0FFE0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.



NOTE 1: Multiple source flags

NOTE 2: Timer/Port interrupt flags are located in the T/P registers

NOTE 3: Non-maskable: neither the individual nor the general interrupt enable bit will disable an interrupt event.

NOTE 4: (Non)-maskable: the individual interrupt enable bit can disable on interrupt event, but the general interrupt enable bit cannot.



SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **operation modes and interrupts (continued)**

#### **special function registers**

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple SW access is provided with this arrangement.

#### **interrupt enable 1 and 2**







SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **operation modes and interrupts (continued)**



#### **memory organization**





SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **peripherals**

Peripherals connect to the CPU through data, address, and control busses and can be handled easily with all instructions for memory manipulation.

#### **peripheral file map**



#### **oscillator and system clock**

Two clocks are used in the system, the system (master) clock (MCLK) and the auxiliary clock (ACLK). The MCLK is a multiple of the ACLK. The ACLK runs with the crystal oscillator frequency. The special design of the oscillator supports the feature of low current consumption and the use of a 32 768 Hz crystal. The crystal is connected across two terminals without any other external components being required.

The oscillator starts after applying VCC, due to a reset of the control bit (OscOff) in the status register (SR). It can be stopped by setting the OscOff bit to a 1. The enabled clock signals ACLK, ACLK/2, ACLK/4, or MCLK are accessible for use by external devices at output terminal XBUF.



#### SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **oscillator and system clock (continued)**

The controller system clock has to operate with different requirements according to the application and system conditions. Requirements include:

- $\bullet$ High frequency in order to react quickly to system hardware requests or events
- $\bullet$ Low frequency in order to minimize current consumption, EMI, etc.
- $\bullet$ Stable frequency for timer applications e.g. real time clock (RTC)
- $\bullet$ Enable start-stop operation with a minimum of delay

These requirements cannot all be met with fast frequency high-Q crystals or with RC-type low-Q oscillators. The compromise selected for the MSP430 uses a low-crystal frequency which is multiplied to achieve the desired nominal operating range:

 $f_{(system)} = (N+1) \times f_{(crystal)}$ 

The crystal frequency multiplication is acheived with a frequency locked loop (FLL) technique. The factor N is set to 31 after a power-up clear condition. The FLL technique, in combination with a digital controlled oscillator (DCO) provides immediate start-up capability together with long term crystal stability. The frequency variation of the DCO with the FLL inactive is typically 330 ppm which means that with a cycle time of 1 µs the maximum possible variation is 0.33 ns. For more precise timing, the FLL can be used which forces longer cycle times if the previous cycle time was shorter than the selected one. This switching of cycle times makes it possible to meet the chosen system frequency over a long period of time.

The start-up operation of the system clock depends on the previous machine state. During a power up clear (PUC), the DCO is reset to its lowest possible frequency. The control logic starts operation immediately after recognition of PUC. Connect operation of the FLL control logic requires the presence of a stable crystal oscillator.

#### **digital I/O**

One 8-bit I/O port (Port0) is implemented. Six control registers give maximum flexibility of digital input/output to the application:

- $\bullet$ All individual I/O bits are programmable independently.
- $\bullet$ Any combination of input, output, and interrupt conditions is possible.
- $\bullet$ Interrupt processing of external events is fully implemented for all eight bits of port P0.
- $\bullet$ Provides read/write access to all registers with all instructions.

The six registers are:

- $\bullet$ Input register Contains information at the pins
- $\bullet$ Output register Contains output information
- $\bullet$ Direction register **Controls direction**
- $\bullet$ Interrupt flags Indicates if interrupt(s) are pending
- $\bullet$ Interrupt edge select Contains input signal change necessary for interrupt
- $\bullet$ Interrupt enable Contains interrupt enable pins

All six registers contain eight bits except for the interrupt flag register and the interrupt enable register. The two LSBs of the interrupt flag and interrupt enable registers are located in the special functions register (SFR). Three interrupt vectors are implemented, one for Port0.0, one for Port0.1, and one commonly used for any interrupt event on Port0.2 to Port0.7. The Port0.1 and Port0.2 pin function is shared with the 8-bit Timer/Counter.



SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **LCD drive**

Liquid crystal displays (LCDs) for static, 2-, 3- and 4-MUX operations can be driven directly. The controller LCD logic operation is defined by software using memory-bit manipulation. LCD memory is part of the LCD module, not part of data memory. Eight mode and control bits define the operation and current consumption of the LCD drive. The information for the individual digits can be easily obtained using table programming techniques combined with the correct addressing mode. The segment information is stored in LCD memory using instructions for memory manipulation.

The drive capability is mainly defined by the external resistor divider that supports the analog levels for 2-, 3 and 4-MUX operation. Groups of the LCD segment lines can be selected for digital output signals. The MSP430x32x configuration has four common signal lines and 21 segment lines.

#### **A/D converter**

The analog-to-digital converter (ADC) is a cascaded converter type that converts analog signals from  $V_{CC}$  to GND. It is a 12+2 bit converter with a software or automatically-controlled range select. Five inputs can be selected for analog or digital function. A ratiometric current source can be used on four of the analog pins. The current is adjusted by an external resistor and is enabled/disabled by bits located in the control registers. The conversion is started by setting the start-of-conversion bit (SOC) in the control register and the end-of-conversions sets the interrupt flag. The analog input signal is sampled starting with SOC during the next twelve MCLK clock pulses. The power-down bit in the control register controls the operating mode of the ADC peripheral. The current consumption and operation is stopped when it is set. The system reset PUC sets the power-down bit.

#### **Basic Timer1**

The Basic Timer1 (BT1) divides the frequency of MCLK or ACLK, as selected with the SSEL bit, to provide low frequency control signals. This is done within the system by one central divider, the Basic Timer1, to support low current applications. The BTCTL control register contains the flags which controls or selects the different operational functions. When the supply voltage is applied or when a reset of the device (RST/NMI pin), a watchdog overflow, or a watchdog security key violation occurs, all bits in the register hold undefined or unchanged status. The user software usually configures the operational conditions on the BT1 during initialization.

The Basic Timer1 has two 8-bit timers which can be cascaded to a 16-bit timer. Both timers can be read and written by software. Two bits in the SFR address range handle the system control interaction according to the function implemented in the Basic Timer1. These two bits are the Basic Timer1 interrupt flag (BTIFG) and the Basic Timer1 interrupt enable (BTIE) bit.

#### **Watchdog Timer**

The primary function of the Watchdog Timer (WDT) module is to perform a controlled system restart after a software upset has occurred. If the selected time interval expires, a system reset is generated. If this watchdog function is not needed in an application, the module can work as an interval timer, which generates an interrupt after the selected time interval.

The Watchdog Timer counter (WDTCNT) is a 15/16-bit up-counter which is not directly accessible by software. The WDTCNT is controlled using the Watchdog Timer control register (WDTCTL), which is an 8-bit read/write register. Writing to WDTCTL, in both operating modes (watchdog or timer) is only possible by using the correct password in the high-byte. The low-byte stores data written to the WDTCTL. The high-byte password is 05Ah. If any value other than 05Ah is written to the high-byte of the WDTCTL, a system reset PUC is generated. When the password is read it's value is 069h. This minimizes accidental write operations to the WDTCTL register. In addition to the Watchdog Timer control bits, two bits included in the WDTCTL configure the NMI pin.



#### SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **8-bit Timer/Counter**

The 8-bit interval timer supports three major functions for the application:

- $\bullet$ Serial communication or data exchange
- $\bullet$ Pulse counting or pulse accumulation
- $\bullet$ Timer

The 8-bit Timer/Counter peripheral includes the following major blocks: an 8-bit Up-Counter with preload register, an 8-bit control register, an Input clock selector, an edge detection (e.g. Start bit detection for asynchronous protocols), and an input and output data latch, triggered by the carry-out-signal from the 8-bit counter.

The 8-bit counter counts up with an input clock which is selected by two control bits from the control register. The four possible clock sources are MCLK, ACLK, the external signal from terminal P0.1, and the signal from the logical AND of MCLK and terminal P0.1.

Two counter inputs (load, enable) control the counter operation. The load input controls load operations. A write-access to the counter results in loading the content of the preload register into the counter. The software writes or reads the preload register with all instructions. The preload register acts as a buffer and can be written immediately after the load of the counter is completed. The enable input enables the count operation. When the enable signal is set HIGH, the counter will count-up each time a positive clock edge is applied to the clock input of the counter.

Serial protocols, like UART protocol, need start-bit edge-detection to determine, at the receiver, the start of a data transmission. When this function is activated, the counter starts counting after the start-bit condition is detected. The first signal level is sampled into the RXD input data-latch after completing the first timing interval, which is programmed into the counter. Two latches are used for input and output data (RXD\_FF and TXD\_FF) are clocked by the counter after the programmed timing interval has elapsed.

#### **UART**

The serial communication is realized by using software and the 8-bit Timer/Counter hardware. The hardware supports the output of the serial data stream, bit-by-bit, with the timing determined by the counter. The software/hardware interface connects the mixed signal controller to external devices, systems, or networks.

#### **Timer/Port**

The Timer/Port module has two 8-bit counters, an input that triggers one counter, and six 3-state digital outputs. Both counters have an independent clock-selector for selecting an external signal or one of the internal clocks (ACLK or MCLK). One of the counters has an extended control capability to halt, count continuously, or gate the counter by selecting one of two external signals. This gate signal sets the interrupt flag, if an external signal is selected, and the gate stops the counter.

Both timers can be read from and written to by software. The two 8-bit counters can be cascaded to a 16-bit counter. A common interrupt vector is implemented. The interrupt flag can be set from three events in the 8-bit counter mode (gate signal, overflow from the counters) or from two events in the 16-bit counter mode (gate signal, overflow from the MSB of the cascaded counter).



SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **absolute maximum ratings†**



† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 5: All voltage values relative to  $V_{SS}$ .

#### **recommended operating conditions**





NOTE: Minimum processor frequency is defined by system clock.

**Figure 1. Processor Frequency vs Supply Voltage**



SLAS219B – MARCH 1999 – REVISED MARCH 2000

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

#### **supply current into AV<sub>CC</sub>+DV<sub>CC</sub> excluding external current, f<sub>system</sub> = 1 MHz**



NOTE: All inputs are tied to 0 V or V<sub>CC</sub>. Outputs do not source or sink any current. The current consumption in LPM2, LPM3 and LPM4 are measured with active Basic Timer1 (ACLK selected) and LCD Module (f<sub>(LCD)</sub>=1024 Hz, 4 MUX).

#### **current consumption of active mode versus system frequency**

 $I_{AM} = I_{AM[1 \, MHz]} \times f_{system}$  [MHz]

**current consumption of active mode versus supply voltage**

 $I_{AM} = I_{AM[3 \ V]} + 200 \ \mu A/V \times (V_{CC} - 3 V)$ 

#### **Schmitt-trigger inputs Port 0, P0.x Timer/Port, CIN, TP 0.5**





SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)**



#### **outputs – Port 0: P0.x; Timer/Port: TP0.0...5; LCD: Sxx/Oxx; XBUF, (see Note 6)**

NOTES: 6. The maximum total current, I<sub>OH</sub>max and I<sub>OL</sub>max, for all outputs combined, should not exceed ±9.6 mA to satisfy the maximum voltage drop specified.

7. The maximum total current,  $I_0$ Hmax and  $I_0$ Lmax, for all outputs combined, should not exceed ±20 mA to satisfy the maximum voltage drop specified.

#### **leakage current (see Note 8)**



NOTES: 8. The leakage current is measured with  $V_{SS}$  or  $V_{CC}$  applied to the corresponding pin(s), unless otherwise noted.

9. All Timer/Port pins TP0.0 to TP0.5 are Hi-Z. Pins CIN and TP.0 to TP0.5 are connected together during leakage current measurement. In the leakage measurement the input CIN is included. The input voltage is  $VSS$  or  $VCC$ .

10. The port pin must be selected for input and there must be no optional pullup or pulldown resistor.

11. The input voltage is  $V_{(IN)} = VSS$  to  $V_{CC}$ , the current source is off, AEN.x bit is normally reset to stop throughput current flowing from V<sub>CC</sub> to V<sub>SS</sub> terminal.

#### **optional resistors (see Note 12)**



NOTE 12: Optional resistors R<sub>(ODtx</sub>) for pulldown or pullup are not programmed in standard OTP/EPROM devices P/E 325A.



#### SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)**

#### **input frequency – Port 0: P0.1; Timer/Port: CIN, TP0.5**



#### **output frequency**



#### **external interrupt timing**



NOTES: 13. The external signal sets the interrupt flag every time t<sub>(int)</sub> is met. It may be set even with trigger signals shorter than t<sub>(int</sub>). The conditions to set the flag must be met independently of this timing constraint. Input frequency  $(t_{(int)})$  is defined in MCLK cycles.

14. The external signal needs additionally a timing resulting from the maximum input frequency constraint.

#### **RAM**



NOTE 15: This parameter defines the minimum supply voltage when the data in the program memory RAM remains unchanged. No program execution should take place during this supply voltage condition.



SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)**









SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)**

#### **crystal oscillator**



#### **PUC/POR**





**Figure 3. Power-On Reset (POR) vs Supply Voltage**



**Figure 4. V(POR) vs Temperature**



SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)**

#### **LCD**



#### **comparator (Timer/Port)**



#### **wake-up LPM3**



#### **ADC supply current (f(ADCLK) = 1 MHz)**



#### $SV<sub>CC</sub>$  (switched AV<sub>CC</sub>)





#### SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)**

#### **current source (ADC)**



### **A/D converter (f(ADCLK) = 1 MHz)**



NOTES: 16. Offset referred to full scale 12/14 bit

18. DDV is short form of delta digital value. The DDV is a span of conversion results. It is assumed that the conversion is of 12 bit not 12+2 bit.

19. DNL is valid for all 12-bit ranges and the 14-bit (12+2) range.



<sup>17.</sup> FSRx: full scale range, separate for the four 12-bit ranges and the 14-bit (12+2) range.

SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)**

#### **JTAG**



NOTES: 20. The TMS and TCK pullup resistors are implemented in all C-, P-, and E-versions. The pullup resistor on TDI is implemented in C-versions only.

21. Once the JTAG fuse is blown, no further access to the MSP430 JTAG/test feature is possible. The JTAG block switches to by-pass mode.

22. The voltage supply to blow the JTAG fuse is applied to TDI/VPP pin when fuse blowing is desired.



SLAS219B – MARCH 1999 – REVISED MARCH 2000

### **TYPICAL CHARACTERISTICS**







SLAS219B – MARCH 1999 – REVISED MARCH 2000

### **TYPICAL CHARACTERISTICS**

#### **typical input/output schematics**







**I/O WITH SCHMITT-TRIGGER INPUT (P0.x, TP5) CMOS 3-STATE OUTPUT**



**MSP430P/E325A: TMS, TCK**



**CMOS SCHMITT-TRIGGER INPUT (CIN)**



**(TP0–4, XBUF)**



**MSP430P/E325A: TDO/TDI**

- NOTES: A. Optional selection of pullup or pulldown resistors with ROM (masked) versions. Anti-parallel diodes are connected between AVSS and DV<sub>SS</sub>.
	- B. Fuses for the optional pullup and pulldown resistors can only be programmed at the factory.



SLAS219B – MARCH 1999 – REVISED MARCH 2000

### **TYPICAL CHARACTERISTICS**

#### **typical input/output schematics**



**LCD OUTPUT (COM0–4, Sn, Sn/On)**

NOTE: The signals VA, VB, VC, and VD come from the LCD module analog voltage generator.



- NOTES: A. During programming activity and when blowing the JTAG enable fuse, the TDI/VPP terminal is used to apply the correct voltage source. The TDO/TDI terminal is used to apply the test input data for JTAG circuitry.
	- B. The TDI/VPP terminal of the 'P325A and 'E325A does not have an internal pullup resistor. An external pulldown resistor is recommended to avoid a floating node which could increase the current consumption of the device.
	- C. The TDO/TDI terminal is in a high-impedance state after POR. The 'P325A and 'E325A needs a pullup or a pulldown resistor to avoid floating a node which could increase the current consumption of the device.

#### **Figure 7. MSP430P325A/E325A: TDI/VPP, TDO/TDI**

![](_page_23_Picture_12.jpeg)

SLAS219B – MARCH 1999 – REVISED MARCH 2000

### **TYPICAL CHARACTERISTICS**

### **JTAG fuse check mode**

MSP430 devices that have the fuse on the TDI/VPP terminal have a fuse check mode that tests the continuity of the fuse the first time the JTAG port is accessed after a power-on reset (POR). When activated, a fuse check current,  $I_{TF}$ , of 1 mA at 3 V, 2.5 mA at 5 V can flow from the TDI/VPP pin to ground if the fuse is not burned. Care must be taken to avoid accidentally activating the fuse check mode and increasing overall system power consumption.

Activation of the fuse check mode occurs with the first negative edge on the TMS pin after power up or if TMS is being held low during power up. The second positive edge on the TMS pin deactivates the fuse check mode. After deactivation, the fuse check mode remains inactive until another POR occurs. After each POR the fuse check mode has the potential to be activated.

![](_page_24_Figure_6.jpeg)

**Figure 8. Fuse Check Mode Current, MSP430P/E325A, C32x**

Care must be taken to avoid accidentally activating the fuse check mode, including guarding against EMI/ESD spikes that could cause signal edges on the TMS pin.

Configuration of TMS, TCK, TDI/VPP and TDO/TDI pins in applications.

![](_page_24_Picture_125.jpeg)

![](_page_24_Picture_11.jpeg)

SLAS219B – MARCH 1999 – REVISED MARCH 2000

**MECHANICAL DATA**

**PG (R-PQFP-G64) PLASTIC QUAD FLATPACK**

![](_page_25_Figure_5.jpeg)

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Contact field sales office to determine if a tighter coplanarity requirement is available for this package.

![](_page_25_Picture_9.jpeg)

SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **MECHANICAL DATA**

#### **pinning MSP43C323, MSP430C325, MSP430P325A (PM package)**

![](_page_26_Figure_4.jpeg)

![](_page_26_Picture_5.jpeg)

SLAS219B – MARCH 1999 – REVISED MARCH 2000

**MECHANICAL DATA**

**PM (S-PQFP-G64) PLASTIC QUAD FLATPACK**

![](_page_27_Figure_5.jpeg)

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-026

D. May also be thermally enhanced plastic with leads connected to the die pads.

![](_page_27_Picture_10.jpeg)

SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **MECHANICAL DATA**

![](_page_28_Figure_3.jpeg)

#### **pinning MSP43C323, MSP430C325, MSP430P325A (FN package)**

NC – No internal connection

![](_page_28_Picture_6.jpeg)

SLAS219B – MARCH 1999 – REVISED MARCH 2000

**MECHANICAL DATA**

#### **FN (S-PQCC-J\*\*) PLASTIC J-LEADED CHIP CARRIER**

![](_page_29_Figure_5.jpeg)

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018

![](_page_29_Picture_9.jpeg)

SLAS219B – MARCH 1999 – REVISED MARCH 2000

#### **pinning PMS430E325A (FZ package)**

![](_page_30_Figure_3.jpeg)

![](_page_30_Picture_5.jpeg)

SLAS219B – MARCH 1999 – REVISED MARCH 2000

**MECHANICAL DATA**

# **28 LEAD SHOWN**

#### **FZ (S-CQCC-J\*\*) J-LEADED CERAMIC CHIP CARRIER**

![](_page_31_Figure_5.jpeg)

**4040219/B 03/95**

NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a ceramic lid using glass frit.

![](_page_31_Picture_10.jpeg)

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. Ti's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright 2000, Texas Instruments Incorporated