


HIGH-SPEED 3.3V 1K X 8 DUAL-PORT STATIC RAM

Features

- High-speed access
 - Commercial: 25/55ns (max.)
 - Industrial 35ns (max.)
- Low-power operation
 - IDT71V30S
 - Active: 375mW (typ.)
 - Standby: 5mW (typ.)
 - IDT71V30L
 - Active: 375mW (typ.) — Standby: 1mW (typ.)

- On-chip port arbitration logic
- Interrupt flags for port-to-port communication
- Fully asynchronous operation from either port
- Battery backup operation, 2V data retention (L Only)
- ◆ TTL-compatible, single 3.3V ±0.3V power supply
- ◆ Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

Functional Block Diagram



NOTES:

- 1. IDT71V30: BUSY outputs are non-tristatable push-pulls.
- 2. INT outputs are non-tristable push-pull output structure.

JUNE 2019

Description

The IDT71V30 is a high-speed 1K x 8 Dual-Port Static RAM. The IDT71V30 is designed to be used as a stand-alone 8-bit Dual-Port SRAM.


Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power

down feature, controlled by \overline{CE} , permits the on chip circuitry of each port to enter a very low standby power mode.

Fabricated using CMOS high-performance technology, these devices typically operate on only 375mW of power. Low-power (L) versions offer battery backup data retention capability, with each Dual-Port typically consuming $200\mu W$ from a 2V battery.

The IDT71V30 devices are packaged in 64-pin STQFPs.

Pin Configurations (1,2,3)



- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. Package body is approximately 10mm x 10mm x 1.4mm
- 4. This package code is used to reference the package diagram.



Industrial and Commercial Temperature Ranges

Absolute Maximum Ratings(1)

toodiate maximum matinge									
Symbol	Rating	Com'l & Ind	Unit						
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.60	٧						
TBIAS	Temperature Under Bias	-55 to +125	°C						
Тѕтс	Storage Temperature	-65 to +150	°C						
TJN ⁽³⁾	Junction Temperature	+150	°C						
Іоит	DC Output Current	50	mA						

NOTES: 3741 tbl 01

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
 may cause permanent damage to the device. This is a stress rating only
 and functional operation of the device at these or any other conditions
 above those indicated in the operational sections of the specification is not
 implied. Exposure to absolute maximum rating conditions for extended
 periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.3V for more than 25% of the cycle time or 10ns maximum, and is limited to \leq 20mA for the period of VTERM \geq Vcc + 0.3V.
- 3. This is the absolute maximum junction temperature for the device. No DC Bias.

Capacitance⁽¹⁾ (TA = +25°C, f=1.0MHz)

Symbol	Parameter	Conditions ⁽²⁾	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит ⁽³⁾	Output Capacitance	Vout = 3dV	10	pF

NOTES:

- This parameter is determined by device characterization but is not production tested.
- 3dv references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.0	_	Vcc+0.3V	٧
VIL	Input Low Voltage	-0.3 ⁽¹⁾	_	0.8	٧

NOTE:

1. V_{IL} (min.) = -1.5V for pulse width less than 20ns.

Maximum Operating Temperature and Supply Voltage (1,2)

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	3.3V <u>+</u> 0.3
Industrial	-40°C to +85°C	0V	3.3V <u>+</u> 0.3

NOTES: 3741 tbl 03

- 1. This is the parameter Ta. This is the "instant on" case temperature.
- 2. Industrial temperature: for specific speeds, packages and powers, contact your sales office.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($Vcc = 3.3V \pm 0.3V$)

	9 - 1		9 -	,		,	
			71V30S		71V		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current ⁽¹⁾	Vcc = 3.6V, ViN = 0V to Vcc	_	10	_	5	μΑ
lLO	Output Leakage Current	$\overline{CE} = V_{iH},$ $V_{OUT} = 0V$ to V_{CC}	_	10	_	5	μΑ
Vol	Output Low Voltage (I/Oo-I/O7)	IOL = 4mA		0.4	_	0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	V

NOTE:
1. At Vcc ≤ 2.0V input leakages are undefined.

Supply CurrentVIN > VCC -0.2V or < 0.2V

3741 tbl 05

3741 thl 02

DC Electrical Characteristics Over the Operating

Temperature and Supply Voltage Range (1.6.7) (Vcc = $3.3V \pm 0.3V$)

		Juppiy Voltago II			71V3 Com'l		71V3 Com'l		71V30 Com'l		
Symbol	Parameter	Test Condition	Versi	on	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Typ. ⁽²⁾	Max.	Unit
lcc	Dynamic Operating Current (Both Ports Active)	CEL and CER = VIL, Outputs Disabled $f = f_{MAX}^{(3)}$	COM'L	S L	75 75	150 120	75 75	145 115	75 75	135 105	mA
		I = IMAX	IND	S L			— 75	 145	1 1		
ISB1	Standby Current (Both Ports - TTL Level Inputs)	(Both Ports - TTL Level $f = f_{MAX}^{(3)}$	COM'L	S L	20 20	50 35	20 20	50 35	20 20	50 35	mA
				IND	S L		_	 20	 50		
ISB2	Standby Current (One Port - TTL Level Inputs)	$ \begin{array}{lll} \text{CE"A"} &= \text{VIL and CE"B"} &= \text{VIH}^{(5)} \\ \text{Active Port Outputs Disabled,} \\ \text{f=fMAX}^{(3)} \\ \end{array} $	COM'L	S L	30 30	105 75	30 30	100 70	30 30	90 60	mA
			IND	S L	_ _	— —	 30	100	_ _	_ _	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	CEL and CER \geq Vcc - 0.2V VIN \geq Vcc - 0.2V or	COM'L	S L	1.0 0.2	5.0 3.0	1.0 0.2	5.0 3.0	1.0 0.2	5.0 3.0	mA
		$VIN \le 0.2V, f = 0^{(4)}$	IND	S L		_	_ 1.0	 5.0			
ISB4	Full Standby Current (One Port - CMOS	ne Port - CMOS CE"B" > Vcc - 0.2V ⁽⁵⁾	COM'L	S L	30 30	90 75	30 30	85 70	30 30	75 60	mA
	Level Inputs)		IND	S L			 30	- 85	_		

3741 tbl 06

NOTES:

- 1. 'X' in part number indicates power rating (S or L)
- 2. VCC = 3.3V, TA = +25°C, and are not production tested. ICCDC = 70mA (Typ.)
- 3. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tRc.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 6. Refer to chip enable Truth Table I.
- 7. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Data Retention Characteristics (L Version Only)

					71V30L		
Symbol	Parameter	Test Condition	Min.	Typ. ⁽¹⁾	Max.	Unit	
VDR	Vcc for Data Retention			2.0	_	_	٧
ICCDR	Data Retention Current		Ind.	_	100	1000	μА
		$Vcc = 2v, \overline{CE} \ge Vcc -0.2V$	Com'l.	_	100	500	
tcdr ⁽³⁾	Chip Deselect to Data Retention Time	VIN ≥ VCC -0.2V or VIN ≤ 0.2V	<u> </u>	0	_	_	ns
tR ⁽³⁾	Operation Recovery Time			trc(2)			ns

3741 tbl 07


- 1. VCC = 2V, TA = +25°C, and is not production tested.
- 2. tRC = Read Cycle Time.
- 3. This parameter is guaranteed by device characterization but not production tested.



AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

Data Retention Waveform






Figure 1. AC Output Test Load




Figure 2. Output Test Load (For tHz, tLz, twz and tow)

* Including scope and jig.

AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(3,4)

3741 tbl 08

		71V30X25 Com'l Only		71V30X35 Com'l & Ind		71V30X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE							
trc	Read Cycle Time	25		35		55		ns
taa	Address Access Time		25		35	_	55	ns
tace	Chip Enable Access Time		25		35		55	ns
taoe	Output Enable Access Time		12	_	20		25	ns
tон	Output Hold from Address Change	3		3		3		ns
tLZ	Output Low-Z Time ^(1,2)	0		0		0		ns
tHZ	Output High-Z Time ^(1,2)		12	_	15	_	30	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0		0		0		ns
tPD	Chip Disable to Power Down Time ⁽²⁾		50	_	50		50	ns


NOTES

- 1. Transition is measured 0mV from Low- or High-impedance voltage with Output Test Load (Figure 2).
- $2. \quad \text{This parameter is guaranteed by device characterization, but is not production tested.} \\$
- 3. $\ 'X'$ in part number indicates power rating (S or L).
- Industrial temperature: for specific speeds, packages and power contact your sales office.

3741 tbl 09




Timing Waveform of Read Cycle No. 1, Either Side (1)



NOTES:

- 1. $R/\overline{W} = V_{IH}, \overline{CE} = V_{IL}, \text{ and is } \overline{OE} = V_{IL}.$ Address is valid prior to the coincidental with \overline{CE} transition LOW.
- 2. tbbb delay is required only in case where the opposite is port is completing a write operation to same the address location. For simultaneous read operations BUSY has no relationship to valid output data.
- 3. Start of valid data depends on which timing becomes effective last tAOE, tACE, tAA, and tBDD.

Timing Waveform of Read Cycle No. 2, Either Side (3)



- 1. Timing depends on which signal is asserted last, $\overline{\text{OE}}$ or $\overline{\text{CE}}.$
- 2. Timing depends on which signal is desserted first, \overline{OE} or \overline{CE} .
- 3. $R/\overline{W} = VIH$ and the address is valid prior to or coincidental with \overline{CE} transition LOW.
- 4. Start of valid data depends on which timing becomes effective last taoe, tace, and tBDD.


AC Electrical Characteristics Over the Operating Temperature and Supply Voltage (4,5)

		71V30X25 Com'l Only		71V30X35 Com'l & Ind		71V30X55 Com'l Only			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
WRITE CY	/CLE								
twc	Write Cycle Time	25	_	35	_	55	_	ns	
tew	Chip Enable to End-of-Write	20		30		40		ns	
taw	Address Valid to End-of-Write	20		30		40	_	ns	
tas	Address Set-up Time	0		0		0	_	ns	
twp	Write Pulse Width	20		30		40	_	ns	
twn	Write Recovery Time	0		0		0	_	ns	
tow	Data Valid to End-of-Write	12		20		20	_	ns	
tHZ	Output High-Z Time ^(1,2)	_	12		15	_	30	ns	
tDH	Data Hold Time ⁽³⁾	0		0		0	_	ns	
twz	Write Enable to Output in High-Z ^(1,2)	_	15	_	15	_	30	ns	
tow	Output Active from End-of-Write ^(1,2,3)	0		0		0		ns	


3741 tbl 10

- 1. Transition is measured 0mV from Low- or High-impedance voltage with Output Test Load (Figure 2).
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. The specification for tDH must be met by the device supplying write data to the SRAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
- 4. 'X' in part number indicates power rating (S or L).
- 5. Industrial temperatures: for specific speeds, packages and powers contact your sales office.

Timing Waveform of Write Cycle No. 1,(R/\overline{W} Controlled Timing)^{(1,5,8)}



Timing Waveform of Write Cycle No. 2, **CE** Controlled Timing^(1,5)



- 1. $\mbox{R/}\overline{\mbox{W}}$ or $\overline{\mbox{CE}}$ must be HIGH during all address transitions.
- 2. A write occurs during the overlap (tew or twp) of \overline{CE} = VIL and R/ \overline{W} = VIL.
- 3. twn is measured from the earlier of $\overline{\text{CE}}$ or R/\overline{W} going HIGH to the end of the write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the $\overline{\text{CE}}$ LOW transition occurs simultaneously with or after the R/ $\overline{\text{W}}$ LOW transition, the outputs remain in the High-impedance state.
- 6. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 7. This parameter is determined be device characterization, but is not production tested. Transition is measured 0mV from steady state with the Output Test Load (Figure 2).
- 8. If \overline{OE} is LOW during a \overline{NW} controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{NW} controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.




AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range^(6,7)

		71V30X25 Com'l Only		71V30X35 Com'l & Ind		71V30X55 Com'l Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIM	ING (M/S=ViH)							
tbaa	BUSY Access Time from Address Match	_	20		20		30	ns
tBDA	BUSY Disable Time from Address Not Matched	_	20	_	20	_	30	ns
tBAC	BUSY Access Time from Chip Enable	_	20		20	_	30	ns
tBDC	BUSY Disable Time from Chip Enable		20		20	_	30	ns
twн	Write Hold After BUSY ⁽⁵⁾	20		30		40		ns
twdd	Write Pulse to Data Delay ⁽¹⁾		50		60		80	ns
todo	Write Data Valid to Read Data Delay ⁽¹⁾		35		45		65	ns
taps	Arbitration Priority Set-up Time ⁽²⁾	5		5	_	5		ns
tBDD	BUSY Disable to Valid Data ⁽³⁾		30	_	30	_	45	ns

NOTES: 3741 tol 11


- 1. Port-to-port delay through SRAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read with BUSY".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of 0, twdd twp (actual) or tddd tdw (actual).
- 4. To ensure that the Write Cycle is inhibited on Port "B" during contention on Port "A".
- 5. To ensure that the Write Cycle is completed on Port "B" after contention on Port "A".
- 6. 'X' in part number indicates power rating (S or L).
- 7. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Timing Waveform of Write with Port-to-Port Read with $\overline{\textbf{BUSY}}^{(1,2,3,4)}$



- 1. To ensure that the earlier of the two ports wins.
- 2. $\overline{CE}_L = \overline{CE}_R = V_{IL}$
- 3. $\overline{OE} = V_{IL}$ for the reading port.
- 4. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".


Timing Waveform of Write with **BUSY**(3)



NOTES:

- 1. twn must be met for \overline{BUSY} .
- 2. BUSY is asserted on port 'B' blocking R/WB', until BUSYB' goes HIGH.
- 3. All timing is the same for the left and right ports. Port 'A' may be either the left or right port. Port "B" is opposite from port "A".


Timing Waveform of **BUSY** Arbitration Controlled by **CE** Timing⁽¹⁾



NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. If taps is not satisified, the \overline{BUSY} will be asserted on one side or the other, but there is no guarantee on which side \overline{BUSY} will be asserted.

Timing Waveform of **BUSY** Arbitration Controlled Address Match Timing⁽¹⁾



- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. If taps is not satisified, the \overline{BUSY} will be asserted on one side or the other, but there is no guarantee on which side \overline{BUSY} will be asserted.

AC Electrical Characteristics Over the

Operating Temperature and Supply Voltage Range^(1,2)


	ting ramperature and capping ratings											
		71V30X25 Com'l Only		71V30X35 71V30 Com'l & Ind Com'l								
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit				
INTERRUF	PT TIMING											
tas	Address Set-up Time	0	_	0		0	_	ns				
twn	Write Recovery Time	0		0		0		ns				
tins	Interrupt Set Time		25	_	25		45	ns				
tinr	Interrupt Reset Time		25	_	25		45	ns				

NOTES:

- 1. $^{\prime}X^{\prime}$ in part number indicates power rating (S or L).
- 2. Industrial temperature: for specific speeds, packages and powers contact your sales office.

Timing Waveform of Interrupt Mode⁽¹⁾


INT Sets



3741 drw 14

3741 tbl 12

INT Clears



- 1. All timing is the same for left and right ports. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 2. See Interrupt Truth Table II.
- 3. Timing depends on which enable signal (\overline{CE} or R/\overline{W}) is asserted last.
- 4. Timing depends on which enable signal $(\overline{CE} \text{ or } R/\overline{W})$ is de-asserted first.



Truth Tables

Table I — Non-Contention Read/Write Control⁽⁴⁾

Left or Right Port (1)					
R∕ W	CE	ŌĒ	D0-7	Function	
Х	Н	Х	Z	Port Disabled and in Power-Down Mode, ISB2 or ISB4	
Х	Н	Х	Z	ER = CEL = VIH, Power-Down Mode, Isb1 or Isb3	
L	L	Х	DATAN	Data on Port Written Into Memory [©]	
Н	L	L	DATAоит	Data in Memory Output on Port ⁽³⁾	
Н	L	Н	Z	High Impedance Outputs	

NOTES: 3741 tbl 13

- 1. $A0L A9L \neq A0R A9R$.
- 2. If $\overline{BUSY} = L$, data is not written.
- 3. If $\overline{BUSY} = L$, data may not be valid, see two and too timing.
- 4. $'H' = V_{IH}$, $'L' = V_{IL}$, 'X' = DON'T CARE, 'Z' = HIGH IMPEDANCE

Table II — Interrupt Flag^(1,4)

Left Port				Right Port						
R∕ W L	CEL	ŌĒ∟	A9L-A0L	ĪNT∟	R∕ W R	C E _R	ŌĒ R	A9R-A0R	Ī NT R	Function
L	L	Х	3FF	Х	Х	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
Х	Х	Х	Х	Х	Х	L	L	3FF	H ⁽³⁾	Reset Right INTR Flag
Х	Х	Х	Х	L ⁽³⁾	L	L	Х	3FE	Х	Set Left INTL Flag
Х	L	L	3FE	H ⁽²⁾	Х	Х	Х	Х	Х	Reset Left INTL Flag

NOTES: 3741 tbl 14

- 1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$
- 2. If $\overline{B}\overline{U}\overline{S}\overline{Y}_L = V_{IL}$, then No Change.
- 3. If $\overline{BUSY}_R = V_{IL}$, then No Change.
- 4. 'H' = HIGH,' L' = LOW,' X' = DON'T CARE

Table III — Address **BUSY** Arbitration

Inputs			Out	puts	
ΖĒ∟	CE R	Aol-A9l Aor-A9r	BUSY _L (1)	BUSY _R (1)	Function
Х	Χ	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit ⁽³⁾

NOTES:

3741 tbl 15

- Pins BUSY_L and BUSY_R are both outputs for IDT71V30. BUSY_X outputs on the IDT71V30 are non-tristatable push-pull.
- 'L' if the inputs to the opposite port were stable prior to the address and enable inputs
 of this port. 'H' if the inputs to the opposite port became stable after the address and
 enable inputs of this port. If tAPS is not met, either BUSYL or BUSYR = LOW will result.
 BUSYL and BUSYR outputs can not be LOW simultaneously.
- Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.



Functional Description

The IDT71V30 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT71V30 has an automatic power down feature controlled by CE. The CE controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected $(\overline{CE} = V_{IH})$. When a port is enabled, access to the entire memory array is permitted.

Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (\overline{INT} L) is asserted when the right port writes to memory location 3FE (HEX), where a write is defined as the \overline{CE} = R/\overline{W} = VIL per Truth Table II. The left port clears the interrupt by accessing address location 3FE access with \overline{CE} R = \overline{OE} R = VIL, R/\overline{W} is a "don't care". Likewise, the right port interrupt flag (\overline{INT} R) is asserted when the left port writes to memory location 3FF (HEX) and to clear the interrupt flag (\overline{INT} R), the right port must access the memory location 3FF. The message (8 bits)

at 3FE or 3FF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 3FE and 3FF are not used as mail boxes, and are part of the random access memory. Refer to Table II for the interrupt operation.


Busy Logic

Busy Logic provides a hardware indication that both ports of the SRAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the SRAM is "Busy". The $\overline{\text{BUSY}}$ pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a $\overline{\text{BUSY}}$ indication, the write signal is gated internally to prevent the write from proceeding.

The use of \overline{BUSY} logic is not required or desirable for all applications. In some cases it may be useful to logically OR the \overline{BUSY} outputs together and use any \overline{BUSY} indication as an interrupt source to flag the event of an illegal or illogical operation.



Ordering Information



NOTES:

- 1. Contact your sales office for Industrial Temperature range in other speeds, packages and powers.
- LEAD FINISH (SnPb) are Obsolete Product Discontinuation Notice PDN#SP-17-02
 Note that information regarding recently obsoleted parts is included in this datasheet for customer convenience.

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
25	71V30L25TFG	PPG64	TQFP	С
	71V30L25TFG8	PPG64	TQFP	С
35	71V30L35TFGI	PPG64	TQFP	I
	71V30L35TFGl8	PPG64	TQFP	- 1

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
55	71V30S55TFG	PPG64	TQFP	С
	71V30S55TFG8	PPG64	TQFP	С



Datasheet Document History

12/09/98: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections Added additional notes to pin configurations

06/15/99: Changed drawing format

08/03/99: Page 2 Fixed typographical error

09/01/99: Removed Preliminary 11/12/99: Replaced IDT logo

01/17/01: Pages 1 and 2 Moved all of "Description" to page 2 and adjusted page layouts

Page 3 Increased storage temperature parameters

Clarified TA parameter

Page 4 DC Electrical parameters-changed wording from "open" to "disabled"

Changed ±200mV to 0mV in notes

03/14/05: Page 1 Added green availability to features

Page 17 Added green indicator to ordering information Page 1 & 17 Replaced old $_{TM}$ logo with new $_{TM}$ logo

07/16/07: Page 3 Added Junction Temperature spec values to the Absolute Maximum Rating table

Added footnote 3 for additional clarification of Junction Temperature

10/23/08: Page 14 Removed "IDT" from orderable part number

11/25/09: Page 4 In order to correct the DC Chars table for the 71V30L35 speed grade and to the Data Retention Chars table, I Temp

values have been added to each table respectively. In addition, all of the AC tables and the ordering information also

now reflect this I temp correction

06/22/15: Page 2 Removed IDT in reference to fabrication

Page 2 & 14 The package code PP64-1 changed to PP64 to match standard package codes

Page 14 Added Tape and Reel indicator to Ordering Information

07/23/15: Entire datasheet Removed the 55ns Industrial speed offering. 55ns speed only offered in commercial grade

12/20/17: Product Discontinuation Notice - PDN# SP-17-02

Last time buy expires June 15, 2018

 $06/24/19 : \quad \text{Page 1 \& 14 Deleted obsolete Commercial speed grade 35 ns in Features and Ordering Information} \\$

 $Page\,2\,Rotated\,PPG64\,STQFP\,pin\,configuration\,to\,accurately\,reflect\,pin\,1\,orientation$

Page 14 Added Orderable Part Information tables

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/