



**3.3V 10/100BaseTX/FX MII Physical Layer Transceiver**

#### **Rev 3.11**

### **General Description**

Operating at 3.3 Volts to meet low voltage and low power requirement, the KS8737 is a 10/100BaseTX/FX Physical Layer Transceiver which provides MII interface to transmit and receive data. It contains the 100BaseTX/FX Physical Medium Attachment (PMA), Physical Medium Dependent (PMD), and Physical Coding Sub-layer (PCS) functions. Moreover, the KS8737 has on-chip 10BaseT encoder/decoder and output filtering, which eliminates the need for external filters and makes possible a single set of line magnetics to be used to meet requirement for both 100BaseTX/ FX and 10BaseT.

The KS8737 can automatically configure itself for 100 or 10 Mbps and full or half duplex operation, using on-chip Auto-Negotiation algorithm. It's an ideal choice of physical layer transceiver for 100BaseTX/100BaseFX/10BaseT applications.

Data sheets and support documentation can be found on Micrel's web site at www.micrel.com.

#### **Features**

- Single chip 100BaseTX/100BaseFX/10BaseT physical layer solution
- 3.3V CMOS design, 70mA operating current (excluding transmit output driver current)
- Fully compliant to IEEE 802.3u standard
- Support Media Independent Interface (MII) mode
- Support 10BaseT, 100BaseTX and 100BaseFX Fiber Channel with Far\_End\_Fault Detection
- Support power down mode and power saving mode
- Configurable through MII serial management ports or via external control pins
- Support auto-negotiation and manual selection for 10Mbps or 100Mbps speed
- Support auto-negotiation and manual selection for fulland half-duplex mode
- Standard CSMA/CD or full-duplex operation at 10Mbps or 100Mbps
- On-chip built-in filtering for both 100BaseTX and 10BaseT



## **Functional Diagram**

**Micrel, Inc. • 1849 Fortune Drive • San Jose, CA 95131 • USA • tel + 1 (408) 944-0800 • fax + 1 (408) 944-0970 • http://www.micrel.com**

- Supports back to back FX to TX for media converter applications
- Available in 64-pin TQFP surface mount package  $(10$  mm  $\times$  10 mm  $\times$  1.0 mm)

# **Ordering Information**



# **Revision History**



## **Table Of Contents**



# **Pin Description**



**Note 1.** P = power supply

 $G =$  ground

 $I = input$ 

 $O =$  output

I/O = bi-directional



**Note 1.** P = power supply

- G = ground
- $I = input$

 $O =$  output

I/O = bi-directional



**Note 1.** P = power supply

G = ground

 $I = input$ 

 $O =$  output

I/O = bi-directional

## **Pin Configuration**



## **Functional Description**

## **100BaseTX Transmit**

The 100BaseTX transmit function performs parallel to serial conversion, NRZ to NRZI conversion, MLT-3 encoding and transmission. The circuit starts with a parallel to serial conversion, which converts the 25 MHz, 4-bit nibbles into a 125 MHz serial bit stream. The incoming data is clocked in at the positive edge of the TXC signal. The serialized data is further converted from NRZ to NRZI format, then transmitted in MLT3 current output. The output current is set by an external 1% 22.1kΩ resistor for the 1: 1 transformer ratio. It has a typical rise/fall times of 4 ns and is complied to the ANSI TP-PMD standard regarding amplitude balance, overshoot and timing jitters. The wave-shaped 10BaseT output driver is also incorporated into the 100BaseTX driver, and the total output capacitance is typical 7pF with short PC board traces assumed.

### **100BaseTX Receive**

The 100BaseTX receive function performs adaptive equalization, DC restoration, MLT-3 to NRZI conversion, data and clock recovery, NRZI to NRZ conversion, and serial to parallel conversion. The receiving side starts with the equalization filter to compensate inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the length of the cable, the equalizer has to adjust its characteristic to optimize the performance. In this design, the variable equalizer will make an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, then tunes itself for optimization. This is an ongoing process and can self adjust against the environmental changes such as temperature variations.

The equalized signal then goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate effect of base line wander and improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. Finally, the NRZ serial data is converted to 4-bit parallel 4B nibbles. A synchronized 25MHz RXC is generated so that the 4B nibbles is clocked out at the negative edge of RCK25 and is valid for the receiver at the positive edge. When no valid data is present, the clock recovery circuit is locked to the 25MHz reference clock and both TXC and RXC clocks continue to run.

### **PLL Clock Synthesizer**

The KS8737 generates 125MHz, 25MHz and 20MHz clocks for system timing. An internal crystal oscillator circuit provides the reference clock for the synthesizer.

### **Scrambler/De-scrambler (100BaseTX only)**

The purpose of the scrambler is to spread the power spectrum of the signal in order to reduce EMI and baseline wander. The KS8737 provides a scrambler-bypass mode for testing purpose. Bypassing the scrambler causes the PCS-layer encoder to be bypassed such that the MII is operated in the 5B mode.

### **10BaseT Transmit**

When TXEN (transmit enable) goes high, data encoding and transmission will begin. The KS8737 will continue to encode and transmit data as long as TXEN remains high. The data transmission will end when TXEN goes low. The last transition occurs at the boundary of the bit cell if the last bit is zero, or at the center of the bit cell if the last bit is one. The output driver is incorporated into the 100Base driver to allow transmission with the same magnetic. They are internally wave-shaped and preemphasized into outputs with typical 2.5V amplitude. The harmonic contents are at least 27dB below the fundamental when driven by an all-ones Manchester-encoded signal.

#### **10BaseT Receive**

On the receive side, input buffer and level detecting squelch circuit are employed. A differential input receiver circuit and a PLL performs the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 300mV or with short pulse widths in order to prevent noises at the RXP or RXM input from falsely trigger the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KS8737 decodes a data frame. This activates the carrier sense (CRS) ad RXDV signals and makes the receive data (RXD) available. The receive clock is maintained active during idle periods in between data reception. The KS8737 supports extended length cables for 10BaseT by selecting a lower squelch level around 150mV.

### **SQE and Jabber Function (10BaseT only)**

In 10BaseT operation, a short pulse will be put out on the COL pin after each packet is transmitted. This is required as a test of the 10BaseT transmit/receive path and is called SQE test. The 10BaseT transmitter will be disabled and COL will go High if TXEN is High for more than 46 us (Jabbering) If TXEN then goes Low for more than 368 us, the 10BaseT transmitter will be re-enabled and COL will go Low.

The KS8737 performs auto-negotiation by hardware (mode[1:0]) or software (Register 0.12). It will automatically choose its mode of operation by advertising its abilities and comparing them with those received from its link partner whenever autonegotiation is enabled. It can also be configured to advertise 100BaseTX or 10BaseT in either full- or half-duplex mode. The auto-negotiation is disabled in the FX mode.

During auto-negotiation, the contents of Register 4, coded in Fast Link Pulse (FLP), will be sent to its link partner under the conditions of power-on, link-loss or re-start. At the same time, the KS8737 will monitor incoming data to determine its mode of operation. Parallel detection circuit will be enabled as soon as either 10BaseT idle or 100BaseTX idle is detected. The operation mode gets configured based on the following priority:

Priority 1: 100BaseTX, Full-duplex

Priority 2: 100BaseTX, Half-duplex

Priority 3: 10BaseT, Full-duplex

Priority 4: 10BaseT, Half-duplex

When the KS8737 receives a burst of FLP from its link partner with 3 identical link code words (ignoring acknowledge bit), it will store these code words in Register 5 and wait for the next 3 identical code words. Once the KS8737 detects the second code words, it then configures itself according to above-mentioned priority. In addition, the KS8737 also checks 100BaseTX idle or 10BaseT NLP symbol. If either is detected, the KS8737 automatically configures to match the detected operating speed.

#### **MII Management Interface**

The KS8737 supports the IEEE 802.3 MII Management Interface, also known as the Management Data Input / Output (MDIO) Interface. This interface allows upper-layer devices to monitor and control the state of the KS8737. The MDIO interface consists of the following:

- A physical connection including a data line (MDIO), a clock line (MDC) and an optional interrupt line (INTRPT)
- A specific protocol which runs across the above-mentioned physical connection and allows one controller to communicate with multiple KS8737 devices. Each KS8737 assigned an MII address between 0 and 31 by the PHYAD inputs.
- An internal addressable set of fourteen 16-bit MDIO registers. Register [0:6] are required and their functions are specified by the IEEE 802.3 specifications. Additional registers are provided for expanded functionality.

The INTPRT pin functions as a management data interrupt in the MII. An active Low or High in this pin indicates a status change on the KS8737 based on 1fh.14 level control. Register 1bh[15:8] are the interrupt enable bits. Register 1bh[7:0] are the interrupt conditions bits. The interrupt is activated when changes made to the following conditions:

- Link Status
- Duplex Status
- Reading Register 1bh clears this interrupt.

#### **MII Data Interface**

The data interface consists of separate channels for transmitting data from a 10/100 802.3 compliant Media Access Controller (MAC) to the KS8737, and for receiving data from the line. Normal data transmission is implemented in 4B Nibble Mode (4 bit wide nibbles).

**Transmit Clock (TXC):** The transmit clock is normally generated by the KS8737 from an external 25MHz reference source at the X1 input. The transmit data and control signals must always be synchronized to the TXC by the MAC. The KS8737 normally samples these signals on the rising edge of the TXC.

**Receive Clock (RXC):** For 100BaseTX links, the receive clock is continuously recovered from the line. If the link goes down, and auto-negotiation is disabled, receive clock operates off the master input clock (X1 or TXC). For 10BaseT links, received is recovered from the line while carrier is active, and operates from the master input clock when the line is idled. The KS8737 synchronizes the receive data and control signals on the falling edge of RXC in order to stabilize the signals at the rising edge of the clock with 10ns setup and hold times.

**Transmit Enable:** The MAC must assert TXEN the same time as the first nibble of preamble, and de-assert TXEN after the last bit of the packet.

**Receive Data Valid:** The KS8737 asserts RXDV when it receives a valid packet. Line operating speed and MII mode will determine timing changes in the following way:

- For 100BaseTX link with the MII in 4B mode, RXDV is asserted from the first nibble of preamble to the last nibble of the data packet.
- For 10BaseT links, the entire preamble is truncated. RXDV is asserted with the first nibble of the SFD " 5D" and remains asserted until the end of the packet.

**Error Signals:** Whenever the KS8737 receives an error symbol from the network, it asserts RXER and drives "1110" (4B) on the RXD pins. When the MAC asserts TXER, the KS8737 will drive "H" symbols out on the line.

**Carrier Sense (CRS):** For 100TX links, a start-of-stream delimiter, or /J/K symbol pair causes assertion of Carrier Sense (CRS). An end-of-stream delimiter, or /T/R symbol pair causes de-assertion of CRS. The PMA layer will also de-assert CRS if IDLE symbols are received without /T/R, yet in this case RXER will be asserted for one clock cycle when CRS is de-asserted. For 10T links, CRS assertion is based on reception of valid preamble, and de-assertion on reception of an end-of-frame (EOF) marker.

**Collision:** Whenever the line state is half-duplex and the transmitter and receiver are active at the same time, the KS8737 asserts its collision signal which is asynchronous to any clock.

#### **Power Management**

The KS8737 offers the following modes for power management:

- Power Down Mode: This mode can be achieved by writing to Register 0.11 or pulling pin PWRDWN High.
- Power Saving Mode: This mode can be enabled by writing to Register 1fh.15. or using an external initialization pin. The KS8737 will then turn off everything except for the Energy Detect and PLL circuits when the cable is not installed. In other words, the KS8737 will shutdown most of the internal circuits to save power if there is no link.

#### **Fiber Mode**

Fiber mode is activated by setting FXMODEB (pin46) low. Under this mode, the FIBP/M are become the receiving port, and the TXP/M are the transmit port. FXSD (+) and FXSD\_THD (-) are used as differential signal for Fiber signal detect port. If driven single-ended with FXSD and FXSD\_THD should be set by an external voltage divider for the proper reference voltage, there is no internal voltage for this pin.

Under Fiber mode, the link is up only when FXSD>FXSD\_THD and the proper idle pattern is received. If FXSD<FXSD\_THD, then a Far-end-fault (FEF) pattern will be sent out. The link partner that receives FEF will have its link turn off. The link partner, however, will still send the normal transmission while receiving FEF. This feature can be turned off by setting the Pin 17 low.

#### **Media Converter Mode**

The KS8737 provides a special fiber mode in which allows back-to-back FX to TX media conversion using two KS8737's. This special mode can be activated by pulling pin 32 high through an external 1k resistor. The detailed connection between the two KS8737's is shown in the application circuit on the data sheet. In this case TXC become an input pin. The internal FIFO's will take care of the transition of the receive to transmit clock domain changes. The KS8737 in media converter mode can also handle the jumbo frames. The recovered clock and parallel data (RXC, RXD[0:3]) from the other chip will feed the chip through TXC and TXD[0:3].

Under the Media Converter mode, the KS8737 support disable transmit feature by pull-up on DSITX/LPBK (pin 33) pin. For more details, see "Pin Description" section.

KS8737 Micrel











KS8737 Micrel



# **Mode Selection for Register 1fh 4:2**

KS8737 can be forced into a specific mode on reset by configuring MODE pins specified in the following table. The strapping option of MODE pins are latched on the rising edge of reset to set the default value of various registers. The values can be modified by writing into the registers.



#### **Table 1. Mode Selection**

**Note 1.** Z indicates that input is floating.

**Note 2.** \* indicates that values are controlled by FDX.

# **Typical Application Circuit**



## **Absolute Maximum Ratings (Note 1)**



# **Operating Ratings (Note 2)**



# **Electrical Characteristics (Note 4)**

 $V_{DD}$  = 3.3V ±5%; T<sub>A</sub> = 0°C to +70°C; unless noted.



**Note 2.** The device is not guaranteed to function outside its operating rating. Unused inputs must always be tied to an appropriate logic voltage level (Ground to  $V_{DD}$ ).

**Note 3.** No HS (heat spreader) in package.

**Note 4.** Specification for packaged product only.

KS8737 Micrel



# **Timing Diagrams**



**Figure 1. 10BaseT MII Transmit Timing**

Symbol	<b>Parameter</b>	Min	Typ	Max	<b>Units</b>
$t_{\text{SU1}}$	TXD [3:0] Set-Up to TXC High	10			ns
$t_{\text{SU2}}$	TXEN Set-Up to TXC High	10			ns
$t$ <sub>HD1</sub>	TXD [3:0] Hold After TXC High	0			ns
$t$ <sub>HD2</sub>	<b>TXEN Hold After TXC High</b>	0			ns
$t_{CRS1}$	<b>TXEN High to CRS Asserted Latency</b>			2	BT
t <sub>CRS2</sub>	<b>TXEN Low to CRS De-Asserted Latency</b>			5	<b>BT</b>
$t_{LAT}$	TXEN High to TXP/TXM Output (TX Latency)			3	BT
$t_{\text{SQE}}$	COL (SQE) Delay Aftter TXEN Ae-Asserted		1.5		μs
<sup>t</sup> SQEP	COL (SQE) Pulse Duration		1.0		μs

**Table 2. 10BaseT MII Transmit Timing Parameters**



**Figure 2. 10BaseT MII Receive Timing**



#### **Table 3. 10BaseT MII Receive Timing Parameters**

**Note 1.** CRS is asserted but RXD/RXDV are driven from SFD as the first byte of packet.



**Figure 3. 100BaseT MII Transmit Timing**



**Table 4. 100BaseT MII Transmit Timing Parameters**



**Figure 4. 100BaseT MII Receive Timing**

Symbol	<b>Parameter</b>	Min	Typ	<b>Max</b>	<b>Units</b>
$t_{\mathsf{P}}$	<b>RXC Period</b>		40		ns
$t_{WL}$	<b>RXC Pulse Width</b>	20			ns
$t_{WH}$	<b>RXC Pulse Width</b>	20			ns
$t_{\text{SU}}$	RXD [3:0], RXER, RXDV Set-Up to Rising Edge of RXC		20		ns
$t_{HD}$	RXD [3:0], RXER, RXDV Hold from Rising Edge of RXC		20		ns
$t_{\text{RLAT}}$	CRS to RXD Latency, 4B or 5B Aligned		4		<b>BT</b>
$t_{CRS1}$	"Start of Stream" to CSR Asserted		140		ns
t <sub>CRS2</sub>	"End of Stream" to CSR De-Asserted		170		ns

**Table 5. 100BaseT MII Receive Timing Parameters**



**Figure 5. Auto Negotiation/Fast Link Pulse Timing**



#### **Table 6. Auto Negotiation/Fast Link Pulse Timing Parameters**

















One simple 1:1 isolation transformer is needed at the line interface. An isolation transformer with integrated common-mode choke is recommended for exceeding FCC requirements. The following table gives recommended transformer characteristics.



**Note 1.** The IEEE 802.3u standard for 100BaseTX assumes a transformer loss of 0.5 dB. For the transmit line transformer, insertion loss of up to 1.3dB can be compensated by increasing the line drive current by means of reducing the ISET resistor value.

# **Selection of Reference Crystal**

An oscillator or crystal with the following typical characteristics is recommended.



### **Package Information**



**MICREL, INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA**

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2003 Micrel, Incorporated.