



Data sheet acquired from Harris Semiconductor SCHS198C

November 1997 - Revised May 2003

# High Speed CMOS Logic Dual 4-Stage Static Shift Register

### Features

- Maximum Frequency, Typically 60MHz
   C<sub>L</sub> = 15pF, V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C
- · Positive-Edge Clocking
- Overriding Reset
- · Buffered Inputs and Outputs
- Fanout (Over Temperature Range)
- Wide Operating Temperature Range ... -55°C to 125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- HC Types
  - 2V to 6V Operation
  - High Noise Immunity:  $N_{IL}$  = 30%,  $N_{IH}$  = 30% of  $V_{CC}$  at  $V_{CC}$  = 5V

### Description

The 'HC4015 consists of two identical, independent, 4-stage serial-input/parallel-output registers. Each register has independent Clock (CP) and Reset (MR) inputs as well as a single serial Data input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the Data input is transferred into the first register stage and shifted over one stage at each positive- going clock transition. Resetting of all stages is accomplished by a high level on the reset line.


The device can drive up to 10 low power Schottky equivalent loads. The 'HC4015 is an enhanced version of equivalent CMOS types.

### **Ordering Information**


PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54HC4015F3A	-55 to 125	16 Ld CERDIP
CD74HC4015E	-55 to 125	16 Ld PDIP
CD74HC4015M	-55 to 125	16 Ld SOIC

### **Pinout**

CD54HC4015 (CERDIP) CD74HC4015 (PDIP, SOIC) TOP VIEW



# Functional Diagram



#### **TRUTH TABLE**

	INPUTS		OUTPUTS							
СР	D	R	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	$Q_3$				
1	I	L	L	q'o	<b>q</b> '1	q' <sub>2</sub>				
1	h	L	Н	q' <sub>0</sub>	q' <sub>1</sub>	q' <sub>2</sub>				
$\downarrow$	Х	L	q'o	q'1	q'2	q'3				
Х	Х	Н	L	L	L	L				

H = High Voltage Level

h = High Voltage Level One Set-up Time Prior to the Low to High Clock Transition

L = Low Voltage Level

I = Low Voltage Level One Set-up Time Prior to the Low to High Clock Transition

X = Don't Care.

↑ = Low to High Clock Transition

 $\downarrow$  = High to Low Clock Transition

 $q'_n$  = Lower case letters indicate the state of the referenced output one set-up time prior to the Low to High clock transition.

### CD54HC4015, CD74HC4015

#### **Absolute Maximum Ratings** Thermal Information $\theta_{JA}$ (°C/W) DC Supply Voltage, V<sub>CC</sub> .....-0.5V to 7V Thermal Resistance (Typical, Note 1) DC Input Diode Current, I<sub>IK</sub> M (SOIC) Package..... DC Output Diode Current, IOK For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ ......±20mA Maximum Storage Temperature Range .....-65°C to 150°C DC Output Source or Sink Current per Output Pin, IO Maximum Lead Temperature (Soldering 10s)......300°C For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ ...... $\pm 25$ mA (SOIC - Lead Tips Only) **Operating Conditions** Temperature Range, T<sub>A</sub> . . . . . . . . . . . . . . . . -55°C to 125°C Supply Voltage Range, V<sub>CC</sub> HC Types ......2V to 6V DC Input or Output Voltage, V<sub>I</sub>, V<sub>O</sub> . . . . . . . . . . . . . . 0V to V<sub>CC</sub> Input Rise and Fall Time 4.5V...... 500ns (Max)

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE

1. The package thermal impedance is calculated in accordance with JESD 51-7.

### **DC Electrical Specifications**

		TEST CONDITIONS		v <sub>cc</sub>	25°C			-40°C TO 85°C		-55°C TO 125°C					
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(8)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS			
High Level Input	V <sub>IH</sub>	-	-	2	1.5	-	-	1.5	-	1.5	-	V			
Voltage				4.5	3.15	-	-	3.15	-	3.15	-	V			
				6	4.2	-	-	4.2	-	4.2	-	V			
Low Level Input	V <sub>IL</sub>	-	-	2	-	-	0.5	-	0.5	-	0.5	V			
Voltage				4.5	-	-	1.35	-	1.35	-	1.35	V			
				6	-	-	1.8	-	1.8	-	1.8	V			
High Level Output	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.02	2	1.9	-	-	1.9	-	1.9	-	V			
Voltage CMOS Loads			-0.02	4.5	4.4	-	-	4.4	-	4.4	-	V			
			-0.02	6	5.9	-	-	5.9	-	5.9	-	V			
High Level Output	7		-	-	-	-	-	-	-	-	-	V			
Voltage TTL Loads			-4	4.5	3.98	-	-	3.84	-	3.7	-	V			
			-5.2	6	5.48	-	-	5.34	-	5.2	-	V			
Low Level Output	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.02	2	-	-	0.1	-	0.1	-	0.1	V			
Voltage CMOS Loads			0.02	4.5	-	-	0.1	-	0.1	-	0.1	V			
					0.02	6	-	-	0.1	-	0.1	-	0.1	V	
Low Level Output	1								-	-	-	-	-	-	-
Voltage TTL Loads			4	4.5	-	-	0.26	-	0.33	-	0.4	V			
112 20000			5.2	6	-	-	0.26	-	0.33	-	0.4	V			
Input Leakage Current	Ι <sub>Ι</sub>	V <sub>CC</sub> or GND	-	6	-	-	±0.1	-	±1	-	±1	μА			
Quiescent Device Current	Icc	V <sub>CC</sub> or GND	0	6	-	-	8	-	80	-	160	μА			

# CD54HC4015, CD74HC4015

# **Prerequisite for Switching Specifications**

			25	°C	-40°C T	TO 85°C	-55°C T	O 125°C	
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Maximum Clock	f <sub>MAX</sub>	2	6	-	5	-	4	-	MHz
Frequency		4.5	30	-	24	-	20	-	MHz
		6	35	-	28	-	24	-	MHz
Clock Pulse Width	t <sub>W</sub>	2	80	-	100	-	120	-	ns
		4.5	16	-	20	-	24	-	ns
		6	14	-	17	-	20	-	ns
MR Pulse Width	t <sub>W</sub>	2	150	-	190	-	225	-	ns
		4.5	30	-	38	-	45	-	ns
		6	26	-	33	-	38	-	ns
MR Recovery Time	t <sub>REC</sub>	2	50	-	65	-	75	-	ns
		4.5	10	-	13	-	15	-	ns
		6	9	-	11	-	13	-	ns
Set-up Time,	tsul, tsuh	2	60	-	75	-	90	-	ns
Data-In to CP		4.5	12	-	15	-	18	-	ns
		6	10	-	13	-	15	-	ns
Hold Time,	tH	2	0	-	0	-	0	-	ns
Data-In to CP		4.5	0	-	0	-	0	-	ns
		6	0	-	0	-	0	-	ns

## **Switching Specifications** Input $t_r$ , $t_f = 6ns$

		TEST	V <sub>CC</sub>		25°C		-40°C TO 85°C		-55°C TO 125°C		
PARAMETER	SYMBOL	CONDITIONS	(V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNITS
Propagation Delay (Figure 1)	t <sub>PLH,</sub>	C <sub>L</sub> = 50pF	2	-	-	175	-	220	-	270	ns
Clock to Q <sub>n</sub>	t <sub>PHL</sub>		4.5	-	-	35	-	44	-	54	ns
		C <sub>L</sub> =15pF	5	-	14	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	30	-	37	-	46	ns
MR to Q <sub>n</sub> , (Clock High)	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	275	-	345	-	415	ns
	t <sub>PHL</sub>		4.5	-	-	55	-	64	-	83	ns
		C <sub>L</sub> =15pF			25	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	47	-	54	-	71	ns
MR to Q <sub>n</sub> , (Clock Low)	t <sub>PLH</sub> ,	C <sub>L</sub> = 50pF	2	-	-	325	-	400	-	490	ns
	t <sub>PHL</sub>		4.5	-	-	65	-	81	-	98	ns
		C <sub>L</sub> =15pF			25	-	-	-	-	-	ns
		C <sub>L</sub> = 50pF	6	-	-	55	-	69	-	83	ns
Output Transition Time	t <sub>TLH</sub> , t <sub>THL</sub>	C <sub>L</sub> = 50pF	2	-	-	75	-	95	-	110	ns
(Figure 1)			4.5	-	-	15	-	19	-	22	ns
			6	-	-	13	-	16	-	19	ns
Input Capacitance	C <sub>IN</sub>	C <sub>L</sub> = 50pF	-	-	-	10	-	10	-	10	pF
Maximum Clock Frequency	f <sub>MAX</sub>	C <sub>L</sub> =15pF	5	-	60	-	-	-	-	-	MHz
Power Dissipation Capacitance (Notes 2, 3)	C <sub>PD</sub>	C <sub>L</sub> =15pF	5	-	43	-	-	-	-	-	pF

- 2.  $C_{PD}$  is used to determine the dynamic power consumption, per shift register.

  3.  $P_D = V_{CC}^2 f_i + \sum C_L V_{CC}^2$  where  $f_i$  = Input Frequency,  $C_L$  = Output Load Capacitance,  $V_{CC}$  = Supply Voltage.

# Test Circuit and Waveform




FIGURE 1. HC SETUP TIMES, HOLD TIMES, REMOVAL TIME, AND PROPAGATION DELAY TIMES FOR EDGE TRIGGERED SEQUENTIAL LOGIC CIRCUITS

www.ti.com 2-Jul-2022

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8995301EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8995301EA CD54HC4015F3A	Samples
CD54HC4015F3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8995301EA CD54HC4015F3A	Samples
CD74HC4015E	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC4015E	Samples
CD74HC4015M	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC4015M	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

# PACKAGE OPTION ADDENDUM

www.ti.com 2-Jul-2022

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF CD54HC4015, CD74HC4015:

● Catalog : CD74HC4015

• Military : CD54HC4015

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2022

### **TUBE**




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC4015E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4015E	N	PDIP	16	25	506	13.97	11230	4.32
CD74HC4015M	D	SOIC	16	40	507	8	3940	4.32

# D (R-PDS0-G16)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)


# PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated