

## General Description

The MAX8809A/MAX8810A synchronous, 2-/3-/4 phase, step-down, current-mode controllers with integrated dual-phase MOSFET drivers provide flexible solutions that fully comply with Intel<sup>®</sup> VRD11/VRD10 and AMD K8 Rev F CPU core supplies. The flexible design supplies load currents up to 150A for low-voltage CPU core power requirements.

A tri-state SEL input is available to configure the VID logic for either the Intel VRD11/VRD10 or AMD K8 Rev F applications. An enable input (EN) is available to disable the IC. True-differential remote output-voltage sensing enables precise regulation at the load by eliminating the effects of trace impedance in the output and return paths. A high-accuracy DAC combined with precision current-sense amplifiers and droop control enable the MAX8809A/MAX8810A to meet the most stringent tolerance requirements of new-generation high-current CPUs. These ICs use either integral or voltage-positioning feedback control to achieve high output-voltage accuracy.

The COMP input allows for either positive or negative voltage offsets from the VID code voltage. A powergood signal (VRREADY) is provided for startup sequencing and fault annunciation. The SS/OVP pin enables the programming of the soft-start period, and provides an indication of an overvoltage condition. A soft-stop feature prevents negative voltage spikes on the output at turn-off, eliminating the need for an external Schottky clamp diode.

The MAX8809A/MAX8810A incorporate a proprietary "rapid active average" current-mode control scheme for fast and accurate transient-response performance, as well as precise load current sharing. Either the inductor DCR or a resistive current-sensing element is used for current sensing. When used with DCR sensing, rapid active current averaging (RA2) eliminates the tolerance effects of the inductance and associated current-sensing components, providing superior phase current matching, accurate current limit, and precise load-line.

The MAX8809A operates as a single-chip, 2-phase solution with integrated drivers. It also provides a 3rdphase PWM output and easily supports 3-phase design by adding the MAX8552 high-performance driver. The MAX8810A enables up to 4-phase designs by adding the MAX8523 high-performance dual driver for a compact 2-chip solution.

Intel is a registered trademark of Intel Corp.

**MAXIM** 

### Features

- ♦ **VRD11/VRD10 and K8 Rev F Compliant**
- ♦ **±0.35% Initial Output Voltage Accuracy**
- ♦ **Dual Integrated Drivers with Integrated Bootstrap Diodes**

**MAXM** 

- ♦ **Up to 26V Input Voltage**
- ♦ **Adaptive Shoot-Through Protection**
- ♦ **Soft-Start, Soft-Stop, VRREADY Output**
- ♦ **Fast Load Transient Response**
- ♦ **Individual Phase, Fully Temperature-Compensated Cycle-by-Cycle Average Current Limit**
- ♦ **Current Foldback at Short Circuit**
- ♦ **Voltage Positioning or Integral Feedback**
- ♦ **Differential Remote Voltage Sensing**
- ♦ **Programmable Positive and Negative Offset Voltages**
- ♦ **150kHz to 1.2MHz Switching Frequency per Phase**
- ♦ **NTC-Based, Temperature-Independent Load Line**
- ♦ **Precise Phase Current Sharing**
- ♦ **Programmable Thermal-Monitoring Output (VRHOT)**
- ♦ **6A Peak MOSFET Drivers**
- ♦ **0.3**Ω**/0.85**Ω **Low-Side, 0.8**Ω**/1.1**Ω **High-Side Drivers (typ)**
- ♦ **40-Pin and 48-Pin Thin QFN Packages**

## Applications

Desktop PCs Servers, Workstations Desknote and LCD PCs Voltage-Regulator Modules

## Ordering Information



+Denotes lead-free package.

**Note:** All parts are specified in the -40°C to +85°C extended temperature range.

**Pin Configurations appear at end of data sheet.**

**\_ Maxim Integrated Products 1**

**For pricing delivery, and ordering information please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.**

## **ABSOLUTE MAXIMUM RATINGS**

REF, COMP, SS/OVP, OSC, NTC, VRTSET,





Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## **ELECTRICAL CHARACTERISTICS**

 $(V_{VL} = V_{BST} = 6.5V, V_{CC} = V_{EN} = 5V, V_{ILIM} = 1.5V, VID = SEL = REF = BUF = unconnected, V_{COMP} = V_{RS} = 1.0V, RVRREADY = 1.0V$ 5k $\Omega$  pullup to 5V, Rss/OVP = 12k $\Omega$  to GND, R<sub>NTC</sub> = 10k $\Omega$  to GND, fsw = 300kHz, RvRTSET = 118k $\Omega$  to GND, V<sub>CS\_+</sub> = V<sub>CS\_-</sub> = 1V, PWM\_ = unconnected, RVRHOT = 249Ω pullup to 1.05V, VGND = VPGND\_ = VLX\_ = VRS- = 0V, DL\_ = DH\_ = unconnected, **TA = 0**°**C to +85°C**. Typical values are at  $T_A = +25$ °C, unless otherwise noted.)



## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{VL} = V_{BST} = 6.5V$ ,  $V_{CC} = V_{EN} = 5V$ ,  $V_{ILIM} = 1.5V$ ,  $VID = SEL = REF = BUF = unconnected$ ,  $V_{COMP} = V_{RS+} = 1.0V$ ,  $R_{VRREADY} = V_{RS+} = 1.0V$ 5kΩ pullup to 5V, Rss/OVP = 12kΩ to GND, RNTC = 10kΩ to GND, fsw = 300kHz, RVRTSET = 118kΩ to GND, VCS + = VCS - = 1V, PWM\_ = unconnected, RVRHOT = 249Ω pullup to 1.05V, VGND = VPGND\_ = VLX\_ = VRS- = 0V, DL\_ = DH\_ = unconnected, **TA = 0**°**C to +85°C**. Typical values are at  $T_A = +25$ °C, unless otherwise noted.)



## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{VL} = V_{BST} = 6.5V$ ,  $V_{CC} = V_{EN} = 5V$ ,  $V_{ILIM} = 1.5V$ ,  $VID = SEL = REF = BUF = unconnected$ ,  $V_{COMP} = V_{RS+} = 1.0V$ ,  $R_{VRREADY} =$ 5kΩ pullup to 5V, Rss/OVP = 12kΩ to GND, RNTC = 10kΩ to GND, fsw = 300kHz, RVRTSET = 118kΩ to GND, VCS + = VCS - = 1V, PWM\_ = unconnected, RVRHOT = 249Ω pullup to 1.05V, VGND = VPGND\_ = VLX\_ = VRS- = 0V, DL\_ = DH\_ = unconnected, **TA = 0**°**C to +85°C**. Typical values are at  $T_A = +25$ °C, unless otherwise noted.)



*MAXM* 

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{VL} = V_{BST} = 6.5V$ ,  $V_{CC} = V_{EN} = 5V$ ,  $V_{ILIM} = 1.5V$ ,  $VID = SEL = REF = BUF = unconnected$ ,  $V_{COMP} = V_{RS+} = 1.0V$ ,  $R_{VRREADY} = V_{RS+} = 1.0V$ 5kΩ pullup to 5V, Rss/OVP = 12kΩ to GND, RNTC = 10kΩ to GND, fsw = 300kHz, RVRTSET = 118kΩ to GND, VCS + = VCS - = 1V, PWM\_ = unconnected, RVRHOT = 249Ω pullup to 1.05V, VGND = VPGND\_ = VLX\_ = VRS- = 0V, DL\_ = DH\_ = unconnected, **TA = 0**°**C to +85°C**. Typical values are at  $T_A = +25$ °C, unless otherwise noted.)



**ELECTRICAL CHARACTERISTICS**

 $(V_{VL} = V_{BST} = 6.5V, V_{CC} = V_{EN} = 5V, V_{ILIM} = 1.5V, VID = SEL = REF = BUF = unconnected, V_{COMP} = V_{RS} = 1.0V, RVRREADY = 1.0V$ 5kΩ pullup to 5V, R<sub>SS/OVP</sub> = 12kΩ = R<sub>NTC</sub> = 10kΩ to GND, f<sub>SW</sub> = 300kHz, R<sub>VRTSET</sub> = 50kΩ to GND, V<sub>CS\_+</sub> = V<sub>CS\_-</sub> = 1V, PWM\_ = unconnected, RVRHOT = 249Ω pullup to 1.05V, VGND = VPGND\_ = VLX\_ = VRS- = 0V, DL\_ = DH\_ = unconnected, **TA = -40**°**C to +85**°**C**.) (Note 2)



*MAXM* 

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{VL} = V_{BST} = 6.5V, V_{CC} = V_{EN} = 5V, V_{ILIM} = 1.5V, VID = SEL = REF = BUF = unconnected, V_{COMP} = V_{RS+} = 1.0V, RV_{RREADY} = 1.0V$ 5kΩ pullup to 5V, Rss/OVP = 12kΩ = RNTC = 10kΩ to GND, fsw = 300kHz, RVRTSET = 50kΩ to GND, VCS + = VCS - = 1V, PWM\_ = unconnected,  $R_{VPHOT} = 249Ω$  pullup to 1.05V,  $V_{GND} = V_{PGND} = V_{LX} = V_{RS} = 0V$ ,  $DL = DH =$  unconnected,  $T_A = -40°C$  to **+85**°**C**.) (Note 2)



## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{VL} = V_{BST} = 6.5V, V_{CC} = V_{FN} = 5V, V_{ILIM} = 1.5V, VID = SEL = REF = BUF = unconnected, V_{COMP} = V_{RS} = 1.0V, R_{VRREADY} = 0.0048$  $5k\Omega$  pullup to 5V, Rss/OVP = 12k $\Omega$  = RNTC = 10k $\Omega$  to GND, fsw = 300kHz, RVRTSET = 50k $\Omega$  to GND, V<sub>CS\_+</sub> = V<sub>CS\_-</sub> = 1V, PWM\_ = unconnected,  $R_{VRHOT}$  = 249Ω pullup to 1.05V,  $V_{GND}$  =  $V_{PGND_1}$  =  $V_{LX_1}$  =  $V_{RS_1}$  = 0V,  $DL_1$  = DH<sub>n</sub> = unconnected,  $T_A$  = -40°C to **+85**°**C**.) (Note 2)



**Note 1:** V<sub>DAC</sub> refers to the internal voltage set by the VID code.

**Note 2:** Specifications to -40°C are guaranteed by design and characterization.

## Typical Operating Characteristics

(Circuit of Figure 14, V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 1.35V, I<sub>OUT\_MAX</sub> = 115A, R<sub>O</sub> = 1m $\Omega$ , f<sub>SW</sub> = 200kHz, V<sub>CC</sub> = 5V, V<sub>VL</sub> = 6.5V, T<sub>A</sub> = +25°C, unless otherwise noted.)



MAX8809A/MAX8810A **A01887AM/A2887AM** 

## Typical Operating Characteristics (continued)

(Circuit of Figure 14, V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 1.35V, I<sub>OUT\_MAX</sub> = 115A, R<sub>O</sub> = 1m $\Omega$ , fsw = 200kHz, V<sub>CC</sub> = 5V, V<sub>VL</sub> = 6.5V, T<sub>A</sub> = +25°C, unless otherwise noted.)





SHUTDOWN WAVEFORMS AT FULL LOAD







INDUCTOR TEMPERATURE (°C)





#### REFERENCE VOLTAGE vs. AMBIENT TEMPERATURE





## Typical Operating Characteristics (continued)

(Circuit of Figure 14, V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 1.35V, I<sub>OUT</sub>  $_{MAX}$  = 115A, R<sub>O</sub> = 1mΩ, f<sub>SW</sub> = 200kHz, V<sub>CC</sub> = 5V, V<sub>VL</sub> = 6.5V, T<sub>A</sub> = +25°C, unless otherwise noted.)



ノハノメレル

MAX8809A/MAX8810A

**A01887AM/A2887AM** 

### Typical Operating Characteristics (continued)

(Circuit of Figure 14, V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 1.35V, I<sub>OUT\_MAX</sub> = 115A, R<sub>O</sub> = 1mΩ, f<sub>SW</sub> = 200kHz, V<sub>CC</sub> = 5V, V<sub>VL</sub> = 6.5V, T<sub>A</sub> = +25°C, unless otherwise noted.)





## Typical Operating Characteristics (continued)

(Circuit of Figure 14, V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 1.35V, I<sub>OUT\_MAX</sub> = 115A, R<sub>O</sub> = 1m $\Omega$ , f<sub>SW</sub> = 200kHz, V<sub>CC</sub> = 5V, V<sub>VL</sub> = 6.5V, T<sub>A</sub> = +25°C, unless otherwise noted.)



## Pin Description



## Pin Description (continued)





## Pin Description (continued)



## Pin Description (continued)





Figure 1. Block Diagram

**MAXIM** 

MAX8809A/MAX8810A

**MAX8809A/MAX8810A** 



Figure 2. Driver Timing Diagram

## Detailed Description

The MAX8809A/MAX8810A synchronous, 2-/3-/4 phase, step-down, current-mode controllers with integrated dual-phase MOSFET drivers provide flexible solutions that fully comply with Intel VRD11/VRD10 and AMD K8 Rev F CPU core supplies. The flexible design supplies load currents of up to 150A for low-voltage CPU core power supplies.

The MAX8809A is suitable for 2- or 3-phase core supply applications. With an integrated dual-MOSFET driver, the MAX8809A offers a single-chip IC solution for dual-phase core supplies. Together with the MAX8552, a high-performance single-phase MOSFET driver, the MAX8809A also supports 3-phase core supplies. Similarly, the MAX8810A features a single IC solution for dual-phase core supplies. It also features two-IC solutions for 3- or 4-phase core supplies by adding a single MOSFET driver (MAX8552) or a dual-MOSFET driver (MAX8523).

Both the MAX8809A and MAX8810A fully comply with Intel VRD11, Extended VRD10, and the AMD K8 Rev F VID codes. The SEL input allows the user to select the architecture specifications.

#### Clock Frequency (OSC)

An external resistor, Rosc, from OSC to GND sets the internal clock frequency of the MAX8809A/MAX8810A. A 1% resistor is recommended to maintain good frequency accuracy. The internal clock frequency sets the per-phase switching frequency. The selection of switching frequency per phase is influenced by factors such as the switching speed of the MOSFETs, the inductor's core material, different types of input and output capacitors, and the available board space. Once the perphase switching frequency is selected, the internal clock frequency is determined using the procedure in the Setting the Switching Frequency section.



#### Voltage Reference (REF)

A precision 2V reference is provided by the MAX8809A/ MAX8810A at the REF output. REF is capable of sinking and sourcing up to 500µA for external loads. Connect a 0.1µF to 1µF ceramic capacitor from REF to GND. Internal REFOK circuitry monitors the reference voltage. The reference voltage must be above the REFOK threshold of 1.84V to activate the controller. The controller is disabled if the reference voltage falls below 1.74V.

#### Output Current Sensing (CS +, CS -)

The output current of each phase is sensed differentially. A low-offset-voltage, differential-current amplifier (30V/V) at each phase allows low-resistance currentsense resistors to be used to minimize power dissipation. Sensing the current at the output of each phase offers advantages including less noise sensitivity, more accurate current sharing between phases, and the flexibility of using either a current-sense resistor or the DC resistance of the output inductor.

Using the DC resistance,  $R_{DC}$ , of the output inductor (Figure 3) allows higher efficiency. In this configuration, the initial tolerance and temperature coefficient of  $R_{DC}$ must be accounted for in the output-voltage droop-error budget. The temperature coefficient can be compensated; see the Load-Line Independent Inductor DC Resistance Temperature Compensation section for more details. An RC-filtering network is needed to extract the current information from the output inductor. The time constant of the RC network is calculated as follows:

$$
R1 \times C1 = \frac{L}{R_{DC}}
$$

where L is the inductance of the output inductor. For 20A or higher current-per-phase applications, the DC resistance of commercially available inductors is approximately 1mΩ. To minimize current-sense error due to the bias current at the current-sense inputs, choose R1 less than  $2kΩ$ . Determine the value for C1 as:



Figure 3. Inductor R<sub>DC</sub> Current Sense

$$
C1 = \frac{L}{(R_{DC} \times R1)}
$$

Select a 1% resistor for R1. For mainstream PCs 20% tolerance is recommended for C1, and for performance PCs 10% tolerance should be considered. If using an inductor with R<sub>DC</sub> greater than 1mΩ, a resistor (R2) may be necessary to divide down the voltage across CS\_+ and CS\_-. The maximum average signal present at the input of the current-sense amplifier should not exceed 85mV.

When a current-sense resistor is used for more accurate current sharing and load-line, a similar RC-filtering circuit is recommended to cancel the equivalent series inductance of the current-sense resistor, as shown in Figure 4. Again, select R2 less than 2kΩ, and C2 is determined by the following equation:

$$
C2 = \frac{ESL}{(R_S \times R2)}
$$

where ESL is the equivalent series inductance of the current-sense resistor and RS is the value of the current-sense resistor. For example, a 1mΩ, 2025 package sense resistor has an ESL of 1.6nH. If using an RS greater than 1m $\Omega$ , a resistor (R2) may be necessary to divide down the voltage across CS\_+ and CS\_-. The maximum average signal present at the input of the current-sense amplifier should not exceed 85mV.

#### Output Current Limit and Short-Circuit Protection (ILIM)

The MAX8809A/MAX8810A feature a precise average output current limit on a cycle-by-cycle basis using Maxim's proprietary RA2 technology. The current-limit scheme is insensitive to input-voltage variation, the inductor tolerance, and the tolerance of the currentsense capacitor, permitting the use of low-cost components to reduce total BOM cost. Furthermore, the current limit is fully temperature compensated resulting



Figure 4. Resistor Current Sense

in a constant output current limit over the entire operational temperature range. This eliminates the need to oversize MOSFETs and inductors to compensate for thermal effects. Connecting ILIM to  $V_{CC}$  programs the default current-limit threshold. To select a different current-limit threshold, connect a resistor-divider from REF to GND with ILIM connected to the center tap. The voltage at ILIM is proportional to the current-limit threshold. See the Setting the Current-Limit section for more details.

The current-limit circuitry terminates the DH\_ on-time immediately when the current-sense voltage (V<sub>CS+</sub> -V<sub>CS</sub>-) exceeds the current-limit threshold, allowing the output inductor current to ramp down. At the next switching cycle, the PWM pulse is skipped if the output inductor current is still above the current-limit threshold. Otherwise, the new cycle initiates as normal.

The MAX8809A/MAX8810A offer foldback-current protection under soft-start and overload conditions. This feature allows the VRM to safely operate under shortcircuit conditions and to automatically recover once the short-circuit condition is removed. If the output voltage falls below the VRREADY threshold during an overcurrent event, the foldback current-limit circuitry sets the current-limit threshold to half the user-selected value.

#### Output Differential Sensing (RS+, RS-)

The MAX8809A/MAX8810A feature differential outputvoltage sensing to achieve the highest possible output accuracy. This allows the controllers to sense the actual voltage at the load, so the controller can compensate for losses in the power output and ground lines. Traces from the load point back to RS+ and RS- should be routed close to each other and as far away as possible



Figure 5. Recommended Filtering for Output-Voltage Remote Sensing

from noise sources (such as inductors and high di/dt traces). Use a ground plane to shield the remote-sense traces from noise sources. To filter out common-mode noise, RC filtering is recommended for these inputs as shown in Figure 5. For VRD applications, a 100 $\Omega$  resistor with a 1nF capacitor should be used. For VRM applications, additional 50Ω resistors should be connected from these inputs to the local outputs of the converter before the VRM connector. This avoids excessive voltage at the CPU in case the remote-sense connections get disconnected.

Programming the Output-Voltage Droop Both the MAX8809A and MAX8810A employ peak-current-mode control with finite gain to actively set the output-voltage droop. Figure 6 shows the simplified control block diagram. The relationship between the output inductor current in an N-phase DC-DC converter and the output voltage of the voltage-error amplifier is:

$$
V_C = \frac{I_{OUT}}{N} \times R_{SENSE} \times G_{CA}
$$

where GCA (30V/V typ) is the gain of the differential current amplifier and N is the number of phases.  $I_{\text{OUT}}$  is the total output current. Therefore, when the output current increases,  $V_{\text{C}}$  increases. On the other hand,  $V_{\text{C}}$  is related to the output voltage of the converter by the following equation:

$$
V_C = g_{MV} \times R_{COMP} \times (V_{DAC} - V_{OUT})
$$

where  $g_{MV}$  is the transconductance of the voltage-error amplifier (2mS typ) and V<sub>DAC</sub> is the VID-generated voltage.



Figure 6. Simplified Peak Current-Mode Control IC with Active Output-Voltage Positioning

*MAXM* 

The DC gain of the voltage-error amplifier is equal to gMV x RCOMP. From the previous equations it is clear that the output-voltage droop can be accurately programmed if the DC gain of the voltage-error amplifier is set to be a finite value. As the output current increases, V<sub>C</sub> increases and, consequently, V<sub>OUT</sub> decreases. Define the output-droop resistance, RDROOP, as:

$$
R_{DROOP} = \frac{(V_{DAC} - V_{OUT})}{I_{OUT}}
$$

then  $R_{\text{DROOP}}$  can be expressed as:

$$
R_{DROOP} = \frac{R_{SENSE} \times G_{CA}}{N \times g_{MV} \times R_{COMP}}
$$

Since G<sub>CA</sub> and  $g_{MV}$  are constants, R<sub>DROOP</sub> is solely determined by RCOMP when RSENSE and N are chosen.

Peak current-mode control with finite gain is the simplest way to achieve the output-voltage droop without introducing a separate current loop, which is the case for voltage-mode control. Therefore, the response time of the output-voltage droop is the same as the voltagefeedback loop, resulting in fast output-voltage-droop transient response and less output capacitance than solutions using voltage-mode control.

Other features offered by peak-current-mode control are excellent line regulation and inherent current sharing between phases. Standard peak-current-mode control does have one disadvantage in that current matching between phases is impacted by the inductor mismatch (tolerance) between phases. Because only the current peak is controlled, any mismatch in the inductor value between two phases creates an inductor ripple current mismatch, which, in turn, creates a DC current mismatch between those two phases. Tolerance mismatch between the current-sense capacitors used in DCR current sensing creates the exact same DC current mismatch as an inductor mismatch.

Maxim's proprietary RA<sup>2</sup> technology addresses this issue by averaging out the inductor ripple current individually at each phase, as shown in Figure 7. The rapid active average circuitry learns the peak-to-peak ripple current of each phase in 5 to 10 switching cycles and then biases the peak current signal down by half of the peak-to-peak ripple current, consequently eliminating the impact of both output inductance and DCR currentsense capacitance variations. Since the rapid active



Figure 7. Implementation of the Rapid Active Averaging (RA<sup>2</sup>) **Algorithm** 

average circuitry is not part of the current-loop path, it does not slow down the transient response.

#### Programming the Output Offset Voltage

According to the Intel VRD specifications, the output voltage at no load cannot exceed the voltage specified by the VID code, including the initial set tolerance, ripple voltage, and other errors. Therefore, the actual output voltage should be biased lower to compensate for these errors. For the MAX8809A, the output-voltage offset is created through a resistor-divider that is connected between REF and GND, with the center tap connected to COMP as shown in Figure 8. This resistordivider also sets the output load-line. The MAX8810A contains a BUF output that makes the output-voltage offset setting independent of the output load-line. To program the output-voltage offset, connect a resistor between COMP and GND. A resistor between BUF and COMP sets the output load-line. See the Loop Compensation Design section for details on setting the output-voltage offset.

# MAX8809A/MAX8810A **MAX8809A/MAX8810A**



Figure 8. Programming the Output Offset Voltage

#### Load-Line Independent Inductor DC Resistance Temperature Compensation

Changes in inductor resistance due to temperature cause a change in the output-droop characteristic. This is compensated by changing the gain of the currentsense amplifier as a function of temperature. In doing so, the voltage at COMP is independent of temperature, resulting in a temperature-independent load-line setting. Additionally, the output short-circuit protection is also temperature independent because current limit is implemented by clamping the voltage at COMP. This technology uses an NTC thermistor solely for temperature compensation, freeing it from being one of the components that determines the output load-line. Therefore, only one NTC thermistor is needed to enable any output load-line. The same NTC thermistor is used for temperature sense for the VRHOT output. The MAX8809A/ MAX8810A temperature-compensation scheme is optimized for use with a Panasonic ERTJ1VR103 10kΩ NTC thermistor. Other thermistors may be used. Contact your local Maxim representative for more details.

#### Loop Compensation

During a load transient, the output voltage instantly changes due to the ESR of the output capacitors by an amount equal to their ESR times the change in load current ( $\Delta V_{\text{OUT}}$  = R<sub>ESR</sub> x  $\Delta I_{\text{LOAD}}$ ). The output voltage then deviates further based on the speed at which the loop compensates for the load transient. The voltage-positioning method allows better utilization of the output regulation window, resulting in less required output capacitors. The RA2 architecture adjusts the output current based on the instantaneous output voltage, resulting in fast voltage positioning. The voltage-error amplifier consists of a high-bandwidth, high-accuracy transconductance amplifier  $(9_Mv)$  in Figure 7). The negative input of the transconductance amplifier is connected to the output of the remote-voltage differential amplifier, and the positive input is connected to the output of an internal DAC controlled by the VID inputs. The DC gain of the transconductance amplifier is set to a finite value to achieve fast output-voltage positioning by connecting an RC circuit (RCOMP and CCOMP) from COMP to GND. See the Loop-Compensation Design section for details on selecting the required components.

#### VR Ready Output (VRREADY)

VRREADY is an open-drain output that turns high impedance when the output voltage reaches regulation. VRREADY goes low if VOUT is less than (VDAC -225mV) or greater than ( $V_{\text{DAC}}$  + 175mV), signaling an out-of-regulation fault. VRREADY is held low in shutdown, if  $V_{CC}$  is less than the UVLO threshold, or during soft-start. For logic-level output voltages, connect an external pullup resistor between VRREADY and the logic power supply. A 100kΩ resistor works well in most applications.

#### Dynamic VID Change

The MAX8809A/MAX8810A provide the ability for the CPU to dynamically change the VID inputs while the controller is operating (on-the-fly or OTF). The output voltage changes in 6.25mV steps (Intel) or 12.5mV/25mV steps (AMD) when a VID change is detected.

The controller provides a 400ns logic-skew window to prevent false code changes. The controller accepts both step-by-step changes of VID inputs or all-at-once VID input changes. For all-at-once VID input changes, the output-voltage slew rate is the same, 1 LSB per step and 2µs duration. VRREADY is blanked during dynamic VID changes.

#### Multiphase Operation Selection

The MAX8809A operates in either a 2- or 3-phase configuration. Connect PWM3 to V<sub>CC</sub> for 2-phase operation.

The MAX8810A operates in 2-, 3- or 4-phase configuration. Connect PWM4 to V<sub>CC</sub> for 3-phase operation. Connect PWM4 and PWM3 to V<sub>CC</sub> for 2-phase operation. All active PWM outputs are held low during shutdown.

#### UVLO and Output Enable

When the IC supply voltage  $(V_{CC})$  is less than the UVLO threshold (4.25V typ), all active PWM outputs are internally pulled low and most internal circuitry is shut down to reduce the quiescent current. When EN is released and V<sub>CC</sub> > UVLO, the internal 100kΩ resistor pulls EN to  $V_{CC}$  and soft-start is initiated (after a typical 2.2ms delay).



When the driver supply voltage  $(V_{VL})$  is less than its UVLO threshold (3.55V typ), DH\_ and DL\_ are held low. If  $V_{V}$  is above the UVLO threshold and while EN is low, DL\_ is driven high and DH\_ is held low. This prevents the output of the converter from rising before a valid EN high signal is present.

Soft-Start The MAX8809A/MAX8810A soft-start with 6.25mV steps, regardless of processor architecture. Connect a resistor between SS/OVP and GND to program the softstart time. When the device is enabled, SS/OVP is driven to 2V and the current drawn by the set resistor is measured. This current sets the internal delay time between the DAC voltage steps. Select a resistor between 12kΩ and 90.9kΩ for a corresponding soft-

## **Table 1. Intel Startup Sequence Specifications**



start time of 500µs to 6.5ms. For Intel designs, the resistor value is calculated as:

$$
R_{SS/OVP}(kΩ) = \frac{t_{SS} - 0.0183}{0.0532}
$$

where tss is the desired soft-start time (in ms) to the 1.1V VBOOT level. Figure 9 shows the Intel startup sequence, and Table 1 shows the values of the time delays.

For AMD applications, the controllers soft-start up to the voltage set by the VID inputs. The soft-start time is set by the following equation:

$$
R_{SS/OVP}(kΩ) = \frac{t_{SS} - 0.0183}{0.0532} \times \frac{1.1V}{V_{DAC}}
$$

where V<sub>DAC</sub> is the output voltage set by the VID inputs. Figure 10 shows the AMD startup sequence, and Table 2 shows the values of the time delays.

#### Soft-Stop

When EN goes low, the output of the converter ramps down to 0V in 6.25mV DAC steps in the time set by the SS/OVP input. Once the output reaches 0V, DL is held high and DH is held low to maintain the 0V output. This



Figure 9. Intel VRD11/VRD10 Startup Sequence



Figure 10. K8 Rev F Startup Sequencing and Timing

### **Table 2. AMD Startup Sequence Specifications**



\*User programmable.

approach prevents large negative voltages on the output during shutdown and therefore eliminates the need for a Schottky clamp diode on the output.

#### Output Overvoltage Protection (OVP)

When the output voltage exceeds the regulation voltage by 200mV (Intel) or exceeds 1.8V (AMD), all active PWM outputs are pulled low and the controller is latched off. SS/OVP is internally pulled to V<sub>CC</sub> to signal an overvoltage fault. All DH outputs are held low and all DL outputs are held high to discharge the output. The latch condition can only be cleared by cycling the input voltage (V<sub>CC</sub>).

#### Integrated Dual-MOSFET Driver

The MAX8809A/MAX8810A contain a dual-phase gate driver capable of driving 3000pF capacitive loads with only 32ns propagation delay and 11ns typical rise and fall times, allowing operation up to 1.2MHz per phase. Adaptive dead time controls low-side MOSFET turn-on and high-side MOSFET turn-on. This maximizes converter efficiency, while allowing operation with a variety of MOSFETs. A UVLO circuit ensures proper power-on sequencing.

#### Adaptive Shoot-Through Protection

Adaptive shoot-through protection is incorporated for the switching transition after the high-side MOSFET is turned off and before the low-side MOSFET is turned on. The low-side driver is turned on only when the LX\_ voltage falls below 2.5V typical. In addition, a fixed 35ns delay time between the low-side MOSFET turn-off and high-side MOSFET turn-on adds further protection from "shoot-through." The 35ns time begins after DL\_ has fallen through 1.5V typical.

#### MOSFET Driver UVLO

When V<sub>VL12</sub> (MAX8809A) or V<sub>VL1</sub> (MAX8810A) is below the UVLO threshold (3.55 typ), DH\_ and DL\_ are held



low. Once VVL\_ is above the UVLO threshold and EN is low, DL\_ is kept high and DH\_ is kept low. This prevents the output from rising before a valid EN signal is given.

#### Boost Circuit for High-Side MOSFET Driver

The gate-drive voltage for the high-side MOSFET drivers is generated by a flying-capacitor boost circuit. The capacitor between BST\_ and LX\_ is charged from the VL\_ supply through an internal switch while the lowside MOSFET is on. When the low-side MOSFET is switched off, the stored voltage on the capacitor is stacked above LX\_ to provide the necessary turn-on voltage for the high-side MOSFET(s). No external boost diode is needed. See the Boost Capacitor Selection section for details on selecting the correct capacitor.

#### Thermal Protection

The MAX8809A/MAX8810A feature a thermal-fault-protection circuit. When the junction temperature rises above +160°C typical, an internal thermal sensor activates the shutdown circuit to hold all MOSFET drivers and active PWM outputs low to disable switching. The thermal sensor reactivates the controller after the junction temperature cools by 25°C typical.

#### Temperature Monitoring (VRTSET, VRHOT)

The MAX8809A/MAX8810A contain temperature-monitoring circuitry that allows the user to program a temperature trip point between +60°C and +125°C, and



#### **Table 3. Temperature Scale Factor**

monitor an active-high, open-drain VRHOT output. Connect a resistor from VRTSET to GND to set the temperature-monitoring threshold. The resistor is calculated as follows:

$$
R_{\text{VRTSET}} = \frac{800}{0.6K_{\text{T}}} \text{ in } k\Omega
$$

where  $K<sub>T</sub>$  is a temperature scale factor specifically for the Panasonic ERTJ1VR103 NTC thermistor. Table 3 provides values of  $K<sub>T</sub>$  and the closest standard 1% RVRTSET values needed to program the VRHOT threshold over a +60°C to +125°C range. RVRTSET must be greater than 20kΩ. Contact your local Maxim representative for information on using other thermistors.

#### Architecture Selection and Timing

#### **AMD K8 Rev F**

The AMD K8 Rev F processor uses a 6-bit VID code that specifies a 0.375V to 1.55V output voltage range (see Table 4). Leave SEL unconnected to select the AMD K8 Rev F architecture. The startup sequencing and timing specifications are shown in Figure 10. Note that the VID input defines the AMD processor boot level, and there is no internal default. The boot level is not latched; therefore, if the codes change during softstart, the boot level also changes.

#### **Extended Intel VRD10**

The Intel VRD10 processor uses a 7-bit VID code that specifies a 0.83125V to 1.6V output voltage range (see Table 5). Connect SEL to GND to select the VRD10 architecture. The startup sequencing and timing specifications are shown in Figure 9. The Intel boot level is internally set to 1.1V; therefore, the VID inputs are ignored during soft-start. In compliance with the Intel VRD specifications, there is a typical 2.2ms delay after EN is asserted before soft-start begins. This delay is not included in the soft-start time set by SS/OVP.

#### **Intel VRD11**

The Intel VRD11 processor uses an 8-bit VID code that specifies a 0.3125V to 1.6V output voltage range (see Table 6). Connect SEL to V<sub>CC</sub> to select the VRD11 architecture. The startup sequencing and timing specifications are shown in Figure 9. The Intel boot level is internally set to 1.1V; therefore, the VID inputs are ignored during soft-start. In compliance with the Intel VRD specifications, there is a typical 2.2ms delay after EN is asserted before soft-start begins. This delay is not included in the soft-start time set by SS/OVP.

## **Table 4. AMD K8 Rev F VID Code, SEL = UNCONNECTED**



**Note:** VID voltage increment is 12.5mV from 0.3875 to 0.775 and 25mV from 0.775 to 1.550.

## **Table 5. Extended Intel VRD10 VID Code, SEL = GND**



## **Table 5. Extended Intel VRD10 VID Code, SEL = GND (continued)**



**MAXIM** 

## **Table 6. Intel VRD11 VID Code, SEL = VCC**



**Table 6. Intel VRD11 VID Code, SEL = VCC (continued)**



**MAXIM** 

## **Table 6. Intel VRD11 VID Code, SEL = VCC (continued)**



**Table 6. Intel VRD11 VID Code, SEL = VCC (continued)**



**32 \_**

MAX8809A/MAX8810A



## **Table 6. Intel VRD11 VID Code, SEL = VCC (continued)**

## Design Procedure

The following sections detail the selection process for the external components used with the MAX8809A/ MAX8810A. Contact your local Maxim representative to obtain a spreadsheet-based tool to facilitate your design.

#### Setting the Switching Frequency

The switching frequency influences the switching loss, the size of the power MOSFETs, and the size of power components such as output inductors and capacitors. Higher switching frequencies result in smaller external components and more compact designs. However, power-MOSFET switching losses and magnetic core losses in the output inductor increase with switching frequency, reducing efficiency. Select a switching frequency as a tradeoff between size and efficiency. Once the per-phase switching frequency is selected, the internal oscillator frequency (fOSC) must be set. Determine the required oscillator frequency based on the desired per-phase switching frequency (f<sub>SW</sub>) from Table 7.

## **Table 7. Required Clock Frequency for Per-Phase Switching Frequency**



For 2- or 4-phase designs, the internal clock frequency should be set at four times the desired per-phase switching frequency. In 3-phase designs, the internal clock frequency should be set at three times the desired per-phase switching frequency. Set the internal clock frequency with a resistor from OSC to GND (ROSC). The value of ROSC for a given internal clock frequency is approximated from the following equation:

$$
R_{\text{OSC}} = 161.88 \times f_{\text{OSC}}^{-1.2074}
$$

# MAX8809A/MAX8810A NO18809A/MAX8810A

where fosc is given in MHz and Rosc is in  $k\Omega$ . Also see the Per-Phase Frequency vs. Rosc graph in the Typical Operating Characteristics for the relationship between the clock frequency and the value of the frequency-setting resistor.

#### Output Inductor Selection

The output inductor is selected based on the desired amount of inductor ripple current. A larger inductance value minimizes output ripple current and increases efficiency but slows down the output-inductor-current slew rate during a load transient. LIR is the ratio of ripple current to the total current per phase. For the best tradeoff of size, cost, and efficiency, an LIR of 30% to 60% is recommended (LIR =  $0.3$  to 0.6). Choose a higher LIR when more phases are used to take advantage of ripple-current cancellation. The inductor value is determined from:

$$
L \ge \frac{V_{OUT} \times (1-D) \times N}{LIR \times f_{SW} \times I_{OUT\_MAX}}
$$

where fsw is the per-phase switching frequency, IOUT MAX is the maximum-rated output current, D is the duty ratio. N is the number of phases, and  $V_{\Omega U}$  is the output voltage at a given VID code. The output-inductor ripple current produces a ripple voltage across the output-capacitor ESR that usually is the dominant component of the output voltage ripple. For an N-phase buck converter with a D x N factor of less than 1, the output ripple voltage,  $V_{\text{RIPPLE}}$ , can be calculated using:

$$
V_{RIPPLE} = \frac{V_{OUT} \times R_{ESR\_CO} \times (1 - (D \times N))}{f_{SW} \times L}
$$

This equation takes into account the voltage ripple cancellation from multiphase designs. Optimum voltage positioning (droop) requires the effective output-capacitor ESR to match the load resistance, RO. For initial ripple-voltage estimates, replace  $R_{ESR}$  co with  $R<sub>O</sub>$ . If the output-ripple-voltage specification is not satisfied, a larger value of output inductance should be chosen. The selected inductor should have the lowest possible DC resistance, and the saturation current should be greater than the peak inductor current, IPEAK. IPEAK is found from:

$$
I_{PEAK} = \frac{I_{OUT\_MAX}}{N} \times \left(1 + \frac{LIR}{2}\right)
$$

When the DC resistance (R<sub>DC</sub>) of the output inductor is used for current sensing, the DC resistance should be a minimum of 0.5mΩ.

It is also important that the peak-to-peak ripple voltage at the input of the current-sense amplifier not exceed 23mV:

 $(VCS<sub>+</sub> - VCS<sub>-</sub>) = IRIPPLE \times RSENSE$ 

where RSENSE is the sense resistance value at the highest operating temperature. If this condition is not met, then the LIR must be adjusted or the input signal to the current-sense amplifier must be scaled down with a resistor-divider.

#### Output Capacitor Selection

In most cases, selection of the output capacitor is dictated by the target ESR requirement,  $R_{ESR}$   $CO = RO$ (load resistance), to meet the core-supply transient response. However, the minimum output capacitance, CO(MIN) , required to meet load-dump requirements, is estimated based on energy balance from:

$$
C_{O(MIN)} \ge \frac{1}{2} \times \frac{L \times (I_{INIT}^2 - I_{FIN}^2)}{N \times (V_{FIN} - V_{INIT} + V_{OV}) \times V_{INIT}}
$$

where  $I_{\text{INIT}}$  and  $I_{\text{FIN}}$  are the initial and final values of the inductor current during a load dump, VINIT is the voltage prior to the load dump, V<sub>FIN</sub> is the voltage after, and  $V_{\rm OV}$  is the allowed overshoot above  $V_{\rm FIN}$ . The above equation is an approximation, and the outputcapacitance value obtained serves as a good starting point. The final value should be obtained from actual measurements.

There is also an upper limit on the amount of output capacitance to meet the OTF VID change requirement. Too much output capacitance can prevent the output voltage from reaching the new VID output voltage within the OTF time window:

$$
C_{O(MAX)} \leq \frac{\left( I_{LIM} - I_{OUT\_MAX} \right) \times I_{OFF}}{\Delta V_{OFF}}
$$

where t<sub>OTF</sub> is the time window to achieve ∆V<sub>OTF</sub> (change in output voltage). If  $C<sub>O</sub>(MAX)$  is less than CO(MIN), the system does not meet the VID OTF specification.  $I_{LIM}$  is usually set at 110% to 120% of  $I_{OUT}$  MAX. RMS ripple current rating is an additional requirement for the output capacitors. For a multiphase buck converter, the RMS ripple current in the output capacitors is given by:

$$
I_{\text{CO\_RMS}} = \frac{V_{\text{OUT}} \times (1 - N \times D)}{2\sqrt{3} \times L \times f_{\text{SW}}}
$$

for  $(N \times D) \le 1$ , where D is the duty cycle and is computed from the following equation:

$$
D = \frac{N \times V_{OUT} + I_{OUT\_MAX} \times (R_{DSON\_LS} + R_{DC})}{N \times V_{IN} - I_{OUT\_MAX} \times (R_{DSON\_HS} - R_{DS\_LO})}
$$

# MAX8809A/MAX8810A **MAX8809A/MAX8810A**

# VRD11/VRD10, K8 Rev F 2/3/4-Phase PWM Controllers with Integrated Dual MOSFET Drivers

Use the maximum input voltage for calculating the duty cycle to obtain the worst-case RMS ripple current. RDSON LS and RDSON HS are the on-state resistances of the low-side and high-side MOSFETs, respectively, and  $R_{\text{DC}}$  is the DC resistance of the output inductor.

#### Input Capacitor Selection

The input capacitor reduces the peak current drawn from the power source and reduces the noise and voltage ripple on the input DC voltage bus caused by the circuit's switching. The input capacitors must meet the ripple-current requirement (IRMS) imposed by the switching currents as defined by the following equation:

$$
I_{RMS} = D \times I_{OUT\_MAX} \times \sqrt{\frac{1}{N \times D}} - 1
$$

for  $(D \times N) \leq 1$ 

Use the minimum input voltage for calculating the duty cycle to obtain the worst-case input-capacitor RMS ripple current. Low-ESR aluminum electrolytic, polymer, or ceramic capacitors should be used to avoid large voltage transients at the input during a large step load change at the output. The ripple-current specifications provided by the manufacturer should be carefully reviewed for temperature derating. Additional smallvalue, low-ESL ceramic capacitors (1µF to 10µF with proper voltage rating) can be used in parallel to reduce any high-frequency ringing.

#### Boost Capacitor Selection

The MAX8809A/MAX8810A use a bootstrap circuit to generate the floating supply voltages for the high-side drivers. The selected high-side MOSFET determines the appropriate boost capacitance values according to the following equation:

$$
C_{\text{BST}} = \frac{Q_{\text{GATE\_HS}} \times M_{\text{HS}}}{\Delta V_{\text{BST}}}
$$

where M<sub>HS</sub> is the total number of high-side MOSFETs handled by each BST<sub>\_</sub> capacitor, Q<sub>GATE</sub> <sub>HS</sub> is the total gate charge of each high-side MOSFET, and  $\Delta V_{\text{BST}}$  is the voltage variation allowed on the high-side MOSFET drive. Choose  $\Delta V_{\text{BST}} = 0.1V$  to 0.2V when determining the CBST\_ value. Use low-ESR ceramic capacitors for CBST\_. Note that QGATE\_HS is a function of gate-drive voltage VVL\_ and should be obtained from the MOSFET data sheet VGS vs. QGATE curve.

VL\_ Bypass Capacitor Selection VL\_ provides the supply voltages for the low-side drivers. The decoupling capacitor at VL\_ also charges the high-side driver's BST capacitor during the time period when the low-side MOSFET is turned on. Therefore, the decoupling capacitor for VL\_ should be large enough to minimize the ripple voltage during switching transitions. Choose C<sub>VL</sub> according to the following equation:

$$
C_{\text{VL}_{-}} = 10 \times C_{\text{BST}_{-}}
$$

#### Power-MOSFET Selection

MOSFET power dissipation depends on the gate-drive voltage  $(V_D)$ , the on-resistance ( $R_{DSON}$ ), the total gate charge (QGATE), and the gate threshold voltage (VTH). The supply voltage (VL\_) range for the MOSFET drivers is from 4.5V to 7V. With  $V_{GATE}$  < 10V, logic-level threshold MOSFETs are recommended.

Power dissipation in the high-side MOSFET consists of two parts: the conduction loss and the switching loss. The per phase conduction loss for the high side can be calculated from:

$$
P_{\text{COND}\_\text{HS}} = D \times \frac{I_{\text{OUT}\_\text{MAX}}^2}{N^2} \times (1 + \frac{\text{LIR}^2}{12}) \times \frac{R_{\text{DSON}\_\text{HS}}}{M_{\text{HS}}}
$$

where N is the number of phases and  $M<sub>HS</sub>$  is the number of MOSFETs in parallel for each phase. Total highside conduction loss equals the number of phases times PCOND\_HS.

Switching loss is the major contributor to the high-side MOSFET power dissipation due to the hard switching transition every time it turns on. The switching loss is found from the following:

$$
P_{SW\_HS} = \frac{2 \times V_{IN} \times I_{OUT\_MAX}}{N} \times \frac{R_{GATE} \times Q_{MILLER}}{V_D - V_{TH}} \times f_{SW} \times M_{HS}
$$

where  $V_D$  is the gate-drive voltage and  $R_{GATE}$  is the total gate resistance including the driver's on-resistance (see the Electrical Characteristics table) and the MOSFET gate resistance. For a logic-level power MOSFET, the gate resistance is approximately 2Ω. QMILLER is the MOSFET Miller charge found in the MOSFET data sheet. Note that adding more MOSFETs in parallel on the high side increases the switching loss. Smaller Miller gate charge and lower gate resistance usually result in lower switching loss.

The low-side MOSFET power dissipation is mostly attributed to the conduction loss. Switching loss is negligible due to the zero-voltage switching at turn-on and body-diode clamp at turn-off. Power dissipation in the low-side MOSFETs of each phase can be calculated from the following equation:

$$
P_{\text{COND\_LS}} = (1 - D) \times \frac{I^2 \text{OUT\_MAX}}{N^2} \times \left(1 + \frac{LIR^2}{12}\right) \times \frac{R_{\text{DSON\_LS}}}{M_{\text{LS}}}
$$

**MAXIM** 

where  $M_{\text{LS}}$  is the number of MOSFETs in parallel per phase on the low side. Total power dissipation for the low side equals the number of phases times the lowside conduction loss of each phase.

Even though the switching loss is insignificant in the low-side MOSFETs, RDSON is not the only parameter that should be considered in selecting the low-side MOSFETs. Large Miller capacitance (CRSS) could turn on the low-side MOSFETs momentarily when the drainto-source voltage goes high at fast slew rates, if the driver cannot hold the gate low. The ratio of CRSS/CISS should be less than 1/10th for the low-side MOSFETs to avoid shoot-through current due to momentary turn-on of the low-side switch. Adding a resistor between BST\_ and C<sub>BST</sub> can slow the high-side MOSFET turn-on. Similarly, adding a capacitor from the gate to the source of the high-side MOSFET has the same effect. However, both methods are at the expense of increasing the high-side switching losses.

#### Loop-Compensation Design

#### **Loop Compensation with Voltage Positioning**

Processor power-supply specifications often require the output voltage to "droop" from its no-load value at a fixed slope with increasing load current. This slope is termed the load-line resistance (R<sub>O</sub>). Once the currentsense resistance (RSENSE), the required load-line resistance, and the output offset voltage  $(V_{OS})$  are determined, the values of  $R_{LL}$  and  $R_{OS}$  (see Figure 8) are calculated from the following equations:

1

For the MAX8809A:

$$
R_{LL} = \frac{1}{\frac{g_{MV}}{2} \times \left(\frac{N \times R_O}{R_{SENSE} \times G_{CA}} - V_{OS}\right)}
$$

$$
R_{OS} = \frac{1}{\frac{g_{MV}}{2} \times \left(\frac{N \times R_O}{R_{SENSE} \times G_{CA}} + V_{OS}\right) - \frac{1}{20 \times 10^6}}
$$

For the MAX8810A:

The 1V BUF output simplifies the R<sub>OS</sub> calculation considerably. R<sub>OS</sub> and R<sub>LL</sub> are calculated as:

$$
R_{OS} = \frac{1}{g_{MV} \times V_{OS}}
$$
  
\n
$$
R_{LL} = \frac{R_{OS} \times R_{COMP}}{R_{OS} - R_{COMP}}
$$
  
\nwhere:  
\n
$$
R_{COMP} = \frac{R_{SENSE} \times G_{CA}}{N \times g_{MV} \times R_{O}}
$$

The pole due to the load  $(R<sub>OUT</sub>)$  and output capacitance produces a -20dB/decade slope up to the outputcapacitor ESR zero frequency. To continue to roll off the gain out to high frequencies at -20dB/decade, the compensation places a pole at the ESR zero frequency. An RC circuit, R<sub>COMP</sub> and C<sub>COMP</sub>, must be connected from COMP to ground. Calculate R<sub>COMP</sub> as the parallel combination of RLL and ROS. The capacitor value can be found from the following equation once the output capacitor ESR is known:

$$
C_{COMP} = \frac{R_{ESR\_CO} \times C_{O}}{R_{COMP}}
$$

where  $R_{ESR}$  CO is the total equivalent series resistance and  $C_{\Omega}$  is the total capacitance of the output capacitors.

**Loop Compensation with Integral Feedback**

For applications that do not implement droop, it is necessary to compensate the loop using integral feedback. Looking at the transfer function from inductor current  $i$  (t) to output:

$$
G_{VI}(\omega) = R_{OUT} \times \frac{1 + \frac{\omega}{\varpi_{ZERO}}}{1 + \frac{\omega}{\varpi_{POLE}}}
$$

The DC gain is the output impedance  $R_{\text{OUT}}$ :

ROUT = VOUT / IOUT\_MAX

A pole and zero are present due to the output capacitance  $(C_O)$ , output-capacitor ESR (RESR  $CO$ ), and the load impedance  $(R<sub>OUT</sub>)$ , as follows:

1

$$
\Omega_{\text{POLE}} = \frac{1}{(\text{ROUT} + \text{ResR\_CO}) \times \text{CO}}
$$

and:

$$
\Omega_{\text{ZERO}} = \frac{1}{\frac{(ROUT \times ResR\_CO)}{(ROUT + ResR\_CO)} \times CO}
$$

The transfer function from control voltage  $v<sub>C</sub>(t)$  to inductor current  $i_L(t)$  is:

$$
g_{\text{PWM}} = \frac{i_{L}(t)}{v_{C}(t)} = \frac{1}{R_{\text{SENSE}} \times G_{\text{CA}}}
$$

where RSENSE is the resistance of the current-sense element, and GCA is the current-sense amplifier gain.

The simplified control-to-output transfer function is then:

$$
G_{CONTR\_OUTPUT}(\omega) = g_{PWM} \times G_{VI}(\omega) \times N
$$



This simplified transfer function ignores a double pole due to the current-mode sampling effect, which can be approximately placed at 1/2 the per-phase switching frequency.

As a rule-of-thumb, the loop should be designed to close between 1/5th and 1/10th of the per-phase switching frequency. At this point, a determination should be made as to which of the following cases applies to the desired crossover frequency:

#### **Case 1:**  $ωPQIF < 2π × fCROSSOVFR < ωZFRO$

This case is likely to exist in situations where the zero frequency (ωZERO) is relatively high due to use of lowvalue output capacitors with low ESR (e.g., 560µF/7mΩ or all-ceramic designs).

Analysis of the control-to-output transfer function for this case shows that 1) the slope is -1 at the crossover frequency due to the low-frequency pole  $(\omega_{POLE})$ , and 2) the compensation must provide gain boost at the crossover frequency to bring the loop gain to zero at crossover. Because of item 1), the compensator gain must be flat at crossover so that the closed-loop gain rolls off with -1 slope at crossover.

For this case, it is recommended to design the compensator with type II compensation. The zero is placed to ensure flat gain at crossover, and the 2nd pole provides phase shift above crossover. The compensator consists of a series resistor (RCOMP) and capacitor (CCOMP1) from COMP to GND, and a second capacitor (CCOMP2) placed from COMP to GND, in parallel to RCOMP and CCOMP1 (see Figure 11).

The first step in the compensator design is to choose the desired phase margin at crossover and solve for the error-amplifier phase shift:

φERROR\_AMPLIFIER = φMARGIN - φCONTR\_OUTPUT

where φ<sub>MARGIN</sub> is the desired phase margin at crossover, and φCONTR\_OUTPUT is the phase shift from controlto-output (at crossover).



Figure 11. Type II Compensation Scheme

The next step is to determine the constant K value in the equation below, which provides the desired error-amplifier phase shift determined above. The value of K determines the locations of the error-amplifier zero and high-frequency pole relative to the crossover frequency:

$$
\Phi
$$
ERROR\_AMPLIFIER =  $\left(\arctan(K) - \arctan\left(\frac{1}{K}\right)\right) \times \frac{180}{\pi} + 90$   
\n
$$
\omega
$$
ZERO\_ERROR\_AMPLIFIER =  $\frac{2\pi \times \text{f} \times \text{ROSSOVER}}{K}$   
\n
$$
\omega
$$
POLE\_ERROR\_AMPLIFIER =  $2\pi \times \text{f} \times \text{ROSSOVER} \times K$ 

The simplified compensator transfer function can be modeled at low frequencies as:

$$
g_{MV} \times \left(R_{COMP} + \frac{1}{\omega \times C_{COMP1}}\right)
$$

where g<sub>MV</sub> is the transconductance of the error amplifier. At crossover, C<sub>COMP1</sub> is essentially a short and can be ignored. The compensator must provide gain boost to bring the loop gain to zero at crossover. Applying these criteria and solving for RCOMP:

$$
R_{COMP} = \frac{1}{g_{MV} \times IG_{CONTR\_OUTPUT}(f_{CROSOVER})I}
$$

Solving for CCOMP1 and CCOMP2 is now relatively straightforward:

$$
C_{COMP1} = \frac{1}{\omega_{ZERO\_ERROR\_AMPLIFIER} \times R_{COMP}}
$$

$$
C_{COMP2} = \frac{1}{\omega_{POLE\_ERROR\_AMPLIFIER} \times R_{COMP}}
$$

• **Case 2:** 
$$
\omega
$$
ZERO  $\langle 2\pi \times$  fCROSSOVER  $\langle$   $\omega$ POLE-CM

where ωPOLE-CM is the frequency of the double pole created by the sampling effect. This case is likely to exist in situations where high-capacitance, high-ESR output capacitors (e.g., low-cost aluminum electrolytic such as  $2800\mu$ F/12m $\Omega$ ) are used.

Analysis of the control-to-output transfer function for this case shows that 1) the slope is zero at crossover so the compensation must roll off with a -1 slope, and 2) the compensation must provide gain boost at the crossover frequency to bring the loop gain to zero at crossover. Both of these conditions are satisfied with the following relationship:

**MAXIM** 

 $\frac{1}{9M} \times \frac{1}{2\pi \times \text{fcROSSOVER}} \times \frac{1}{\text{CCOMF}} = \frac{1}{\text{IGCONTR\_OUTPUT}(\text{fcrossOVER})}$ 2 1 π

where  $g_{MV}$  is the transconductance of the error amplifier and CCOMP is a capacitor placed from the output of the error amplifier (COMP) to GND. Solving for CCOMP:

 $C_{\text{COMP}} = g_{\text{MV}} \times \frac{IG_{\text{CONTR\_OUTPUT}}(f_{\text{C}})}{2}$  $COMP = GMV \times \frac{1000NTR\_OUTPUT(UCROSSOVER)}{2\pi \times fCROSSOVER}$ CROSSOVER  $=$   $g_{MV} \times \frac{IG_{CONTR\_OUTPUT}(f_{CROSSOVER}))}{G}$  $= g_{MV} \times \frac{IG_{CONTR\_OUTPUT}(f_{CROSOVER})}{T_{CUT}}$ 2π ×

#### Multiload-Line Programming (MAX8810A)

In some applications, it may be desired to implement multiple load-lines. This is easily accomplished by switching resistors in parallel with R<sub>LL</sub> (Figure 12). Paralleling resistors with RLL causes the load-line resistance to increase. With this scheme implemented for the MAX8810A, the offset voltage is not affected by the new load-line setting. It is also not necessary to change the temperature compensation based on the new loadline setting. Switches S1 and S2 can be implemented with small-signal n-channel MOSFETs.

R<sub>LL1</sub> and R<sub>OS</sub> are designed using methods described in the Loop-Compensation Design section. R<sub>O1</sub>, R<sub>O2</sub>, and  $R<sub>O3</sub>$  are the required load-line resistances.  $R<sub>L2</sub>$ and R<sub>LL3</sub> are calculated as follows:

$$
R_{COMP1} = R_{LL} \text{ II } R_{OS}
$$
\n
$$
R_{LL2} = \frac{R_{COMP1} \times R_{COMP2}}{R_{COMP1} - R_{COMP2}}
$$
\n
$$
R_{COMP2} = \frac{R_{O1}}{R_{O2}} \times R_{COMP1}
$$
\n
$$
R_{COMP1} = \frac{R_{LL1} \times R_{OS}}{R_{LL1} + R_{OS}}
$$
\n
$$
R_{LL3} = \frac{R_{COMP2} \times R_{COMP3}}{R_{COMP2} - R_{COMP3}}
$$

 $=$   $\frac{102}{R_{O3}} \times R_{COMP2}$ 

 $R_{COMP3} = \frac{R}{R}$  $COMP3 = \frac{H_{O2}}{R_{O3}}$ 

where:

where:

and:



Figure 12. Load-Line Switching Circuit

#### Setting the Current Limit

The current-limit threshold sets the maximum available output DC current. The output current limit should be selected to meet the OTF requirement as described in the Output Capacitor Selection section. The voltage at ILIM and the value of the current-sense resistor or the DC resistance of the output inductor sets the currentlimit threshold:

$$
V_{ILIM} = G_{CA} \times R_{SENSE} \times \frac{I_{LIM}}{N}
$$

where RSENSE is the resistance of the current-sensing element. The value of RSENSE at room temperature must be used because the MAX8809A and MAX8810A provide temperature-compensated current limit. VILIM is set by connecting ILIM to the center tap of a resistordivider from REF to GND. Select R1 and R3 (Figure 13) so the current through the divider is at least 10µA:

$$
\mathsf{R1}+\mathsf{R3}<200k\Omega
$$

A typical value for R1 is 10kΩ; then solve for R3 using:

$$
R3 = R1 \times \frac{V_{LIM}}{2 - V_{LIM}}
$$

*IVI A* XI*IV*I

## Applications Information

#### PC Board Layout Guidelines

A properly designed PC board layout is important in any switching DC-DC converter circuit. Mount the MOSFETs, inductors, input/output capacitors, and current-sense resistor on the top side of the PC board. A single large ground plane is preferred; however it is very important to partition the 'analog' portion of this ground plane from the 'power' portion of the ground plane. Ensure that all analog ground connections are made to the ground plane away from any areas of power ground switching currents. Do not connect the analog returns at a single point to the ground plane; use as many direct connections as possible. Connect the GND of the IC to the thermal pad of the IC on the top layer. Connect the thermal pad to the ground plane through at least nine 10-mil drill size VIAs.

To help dissipate heat, place high-power components (MOSFETs and inductors) on a large copper area, or use a heat sink. Keep high-current traces short, wide, and tightly coupled to reduce trace inductances and resistances. Gate-drive traces should be at least 20 mils wide, kept as short as possible, and tightly coupled to reduce EMI and ringing induced by high-frequency gate currents. Adjacent DH\_ and LX\_ traces should be tightly coupled. Connect the PGND\_ pins to the ground plane near the controller through two VIAs (each).

A clean current-sense signal is critical to a successful layout. Always place the current-sense traces on the bottom layer. Make sure all adjacent traces (for example CS1+, CS2+, and CS12-) are tightly coupled. Kelvin connections to the current-sense element are essential. For inductor DCR current-sensing, place all currentsense components near the inductor, except for the filtering capacitors, which should be placed next to the controller IC. This ensures that noise generated by large di/dt on the LX node is kept away from both current-sense signals and the controller IC. To ensure the integrity of the current-sense signal, the inner layer above the bottom layer must be a solid ground plane.

Place the VL decoupling capacitor on the top layer and near the VL\_ pins. The negative terminal of the VL\_ decoupling capacitor should be connected to PGND\_ on the top layer. Also place the BST capacitors on the top layer near the controller. When needed always use double VIAs on the driver traces to reduce inductance. Do not connect the PGND\_ pins to the thermal pad on the top layer.

The NTC thermistor should be placed near the "hottest" inductor. Use two traces, tightly coupled, to return to the controller. To ensure temperature compensation accuracy, make sure that the GND trace of the NTC is not "accidentally" connected to any other GND trace or ground plane on the way back to the controller.

Place the BUF capacitor, REF capacitor, VCC capacitor, the current-sense decoupling capacitors, and the remote-sense decoupling capacitors as close to the MAX8809A/MAX8810A as possible. All decoupling capacitors must make a direct connection to the corresponding pin. Making the connection using VIAs to transition between layers creates parasitic inductance, which negates the benefit of the decoupling capacitor. If this cannot be avoided, use double VIAs to minimize the parasitic inductance.

A sample layout is available in the evaluation kit to speed designs.

## Chip Information

PROCESS: BiCMOS



Figure 13. Intel VRD11 Desktop Application Circuit Using the MAX8809A—3-Phase, 85A

**MAXIM** 

## **Table 8. Bill of Materials for Intel VRD11 3-Phase Desktop Application Circuit (Figure 13)**





Figure 14. Intel VRD11 Desktop Application Circuit Using the MAX8810A—4-Phase, 115A

## **Table 9. Bill of Materials for Intel VRD11 4-Phase Desktop Application Circuit (Figure 14)**





**MAXIM** 

## **Table 10. Bill of Materials for AMD K8 Rev F Desktop Application Circuit (Figure 15)**



## **Table 11. Suggested Component Suppliers**



## Pin Configurations



## Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



## Package Information (continued)

EXPOSED PAD VARIATIONS

MIN. NOM. MAX. MIN. NOM. MAX.

 $3.00$   $3.10$   $3.20$   $3.00$   $3.10$   $3.20$ 

 $3.00$  |  $3.10$  |  $3.20$  |  $3.00$  |  $3.10$  |  $3.20$ 

 $3.15$  |  $3.25$  |  $3.35$  |  $3.15$  |  $3.25$  |  $3.35$ 

 $3.15$   $\mid$  3.25  $\mid$  3.35  $\mid$  3.15  $\mid$  3.25  $\mid$  3.35

2.60 2.70 2.80 2.60 2.70 2.80

 $2.60$   $2.70$   $2.80$   $2.60$   $2.70$   $2.80$ 

 $3.15$   $3.25$   $3.35$   $3.15$   $3.25$   $3.35$ 

 $3.00$   $3.10$   $3.20$   $3.00$   $3.10$   $3.20$ 

 $3.00 \begin{array}{|c|c|c|c|c|c|} \hline 3.00 & 3.10 & 3.20 \\ \hline \end{array}$ 

 $3.00$   $3.10$   $3.20$   $3.00$   $3.10$   $3.20$ 

 $3.00$   $3.10$   $3.20$   $3.00$   $3.10$ 

 $3.15$ 

 $3.25$  3.35 3.15

 $2.70$   $2.80$   $2.60$ 

 $3.25$   $3.35$ 

 $3,00$  $3.10$  $3,20$ 

E2

 $3.00$  3.10 3.20

3.25 3.35

 $2,70$  $2.80$ 

 $3.35$  $3.25$ 

 $3.20$ 

 $3.10$  3.20

D<sub>2</sub>

 $3.00$   $3.10$   $3.20$ 

 $3.10$  3.20

 $3.00$   $3.10$   $3.20$   $3.00$ 

 $3.00$ 

 $3.15$ 

2.60

 $3.15$ 

PKG.<br>CODES

T1655-2

 $T1655 - 3$ 

 $T1655N-1$ 

T2055-3

T2055-4

T2055-5

T2855-3

T2855-4

T2855-5 T2855-6

T2855-7 T2855-8

T2855N-1

 $T3255 - 3$ 

T3255-4

T3255M-4

T3255-5

T.

T2055MN-5

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



**NOTES:** 

- DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. 1.
- ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. 2
- N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL ⚠ CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT NUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- A DIMENSION IN APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP.
- $\underline{\&\wedge}$  nd and ne refer to the number of terminals on each D and E side respectively.
- 
- THE RESPONDING TO THE TRIPLE OF SYMPETRICAL FASHION.<br>COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS VELL AS THE TERMINALS. ⚠ DRAWING CONFORMS TO JEDEC MO220, EXCEPT EXPOSED PAD DIMENSION FOR
- T2855-3, T2855-6, T4055-1 AND T4055-2.
- AD VARPAGE SHALL NOT EXCEED 0.10 mm.
- 11. MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
- 12. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.<br> $\Delta\hat{\mathbf{\Delta}}$  LEAD CENTERLINES TO BE AT TRUE POSITION AS DEFINED BY BASIC DIMENSION 'e', ±0.05. 14. ALL DIMENSIONS APPLY TO BOTH LEADED AND PUFREE PARTS.

-DRAWING NOT TO SCALE-





**MAXM** 

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)



## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to **www.maxim-ic.com/packages**.)

**COMMON DIMENSIONS EXPOSED PAD VARIATIONS**  $D2$ F7 PKG 36L 6x6 40L  $6x6$ 48L  $6x6$ PKG. CODES **SYMBOL**  $MN$ NOM. MAX.  $NOM.$ MAX.  $\overline{\text{MN}}$  $NOM.$ MAX. MIN. NOM. MAX. MIN. NOM. MAX. MIN.  $0.80$  $0.75$ T3666-2 3.60 3.70 3.80 3.60 3.70 3.80 0.70  $0.75$ 0.70 0.80 0.70  $0.75$ 0.80 A T3666-3  $3.60$   $3.70$   $3.80$   $3.60$ 3.70 3.80 A1  $\circ$  $0.02$ 0.05  $\mathbf{0}$ 0.02 0.05  $\mathbf{o}$  $\overline{\phantom{0}}$ 0.05  $A2$ T3666N-1 3.60 3.70 3.80 3.60 3.70 3.80 0.20 REF 0.20 REF 0.20 RE Ь  $0.20$  $0.25$  $0.30$ 0.20  $0.25$ 0.30  $0.15$ 0.20  $0.25$ T3666MN-1  $3.60$   $3.70$   $3.80$   $3.60$   $3.70$   $3.80$ D 5.90 6.00 6.10 5.90 6.00 6.10 5.90 6.00 6.10 T4066-2 4.00 4.10 4.20 4.00 4.10 4.20  $\overline{r}$  $5.90$  $600$  $6.10$  $5.90$  $600$  $6.10$ 5.90  $600$  $6.10$ T4066-3  $4.00$   $4.10$   $4.20$   $4.00$  $4.10$  $4.20$ 0.50 BSC 0.50 BSX 0.40 BS  $\bullet$ T4066-4 <u>4.00 4.10 4.20 4.00 4.10 4.20</u>  $0.25$  $0.25$  $0.25$ k 4.00 4.10 4.20 4.00 4.10 4.20 T4066-5  $\mathbf{L}$  $0.45$ 0.55 0.65  $0.30$ 0.40 0.50 0.30  $0.40$ 0.50  $T4866 - 1$ 4.40 4.50 4.60 4.40 4.50 4.60 48 N 36 40 T4866-2 4.40 4.50 4.60 4.40 4.50 4.60 **ND**  $\overline{9}$ 10  $12$ **NE**  $\overline{9}$ 10  $12$ JEDEC  $W.LID-1$  $WJJD - 2$ **NDTES:** 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994. 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES. N IS THE TOTAL NUMBER OF TERMINALS.  $\overline{A}$  the terminal #1 identifier and terminal numbering convention shall conform to JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.  $\sqrt{5}$ . DIMENSION IS APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25 mm AND 0.30 mm FROM TERMINAL TIP. 6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION. AS COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR 0.4mm LEAD PITCH PACKAGE T4866-1. DRALAS ノレIノIXIノレI WARPAGE SHALL NOT EXCEED 0.10 mm.  $\overbrace{111}$  marking is for package orientation reference only.  $\overline{mn}F$ PACKAGE DUTLINE, 12. NUMBER OF LEADS SHOWN FOR REFERENCE ONLY. 36, 40, 48L THIN QFN, 6x6x0.8mm **APPROVAL** DOCUMENT CONTROL NO.  $\frac{2}{5}$ -DRAWING NOT TO SCALE- $\mathsf H$ 

## Revision History

Pages changed at Rev 1: 1–6, 8, 13–16, 19, 20, 22, 30-37, 40, 43.

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

**50** \_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

 $21 - 0141$