

# Product Document



## Datasheet

DS000727

# AS7038GB

**Biosensor Solution with Embedded ECG Channel**

v1-00 • 2020-Jun-10

---

# Content Guide

<b>1</b>	<b>General Description..... 3</b>	<b>8</b>	<b>Application Information ..... 121</b>
1.1	Key Benefits & Features ..... 3	8.1	Application Examples..... 121
1.2	Applications ..... 4	<b>9</b>	<b>Package Drawings &amp; Markings. 122</b>
1.3	Block Diagram ..... 5	<b>10</b>	<b>Tape &amp; Reel Information ..... 123</b>
<b>2</b>	<b>Ordering Information..... 6</b>	<b>11</b>	<b>Soldering &amp; Storage Information..... 124</b>
<b>3</b>	<b>Pin Assignment ..... 7</b>	<b>12</b>	<b>Revision Information..... 125</b>
3.1	Pin Diagram..... 7	<b>13</b>	<b>Legal Information ..... 126</b>
3.2	Pin Description ..... 7		
<b>4</b>	<b>Absolute Maximum Ratings..... 10</b>		
<b>5</b>	<b>Electrical Characteristics ..... 11</b>		
<b>6</b>	<b>Register Description..... 16</b>		
6.1	Register Overview ..... 16		
<b>7</b>	<b>Functional Description..... 22</b>		
7.1	Optical Analog Front End ..... 22		
7.2	I <sup>2</sup> C..... 107		

# 1 General Description

The operation of the AS7038GB is based on photoplethysmography (PPG) and electrocardiogram (ECG). PPG is the most used HRM method, which measures the pulse rate by sampling light modulated by the blood vessels, which expand and contract as blood pulses through them. ECG is the reference for any measurement of the bio potential generated by the heart.

The embedded ECG analog front end satisfies IEC 60601-2-47 requirements.

The solution includes LED drivers, photo-sensor, analog front-end (AFE) and sequencer as well as application software. In addition, the device also enables skin temperature and skin resistivity measurements by providing interfaces to external sensors.

Compared to **ams** previous generation AS7038GB has 250% larger photodiode with lower LEDs driving current to achieve the high PPG performances.

The AS7038GB's low-power design and small form factor is particularly well suited to application in earbuds, fitness bands, smart watches, sports watches and smart patches, in which board space is limited and in which users look for extended, multi-day intervals between battery recharges. Thin package dimension makes the AS7038GB suitable for height constrained solutions like earbuds.

## 1.1 Key Benefits & Features

The benefits and features of AS7038GB, Biosensor Solution with Embedded ECG Channel, are listed below:

**Figure 1:**  
**Added Value of Using AS7038GB**

Benefits	Features
Address all skin types	Improved optical path
Higher optical SNR	250% larger embedded photodiode
Allows smallest application size e.g. narrow HRM measurement band	Single device integrated optical solution
Electrocardiogram ECG with dry electrodes	Embedded low noise analog front end for ECG signals acquisition
Enabling blood pressure measurements	Synchronized PPG and ECG acquisition
Good HRM measurement quality	Low noise analog optical front end

Benefits	Features
Additional information for end user	Analog electrical front end (e.g. for temperature sensing using a NTC or galvanic skin resistivity (GSR))
Integrated interference filter	Reduce negative effect of strong sunlight
Long operating time	Hardware sequencer to offload processor Adjustable LED driver with current control
Works reliably with ambient light	Synchronous demodulator


## 1.2 Applications

- Optical sensor platform
- Earbuds
- Fitness band
- Smart watch
- Heart rate monitor
- Cuff-less blood pressure measurements
- ECG monitoring

### 1.3 Block Diagram

The functional blocks of this device are shown below:

**Figure 2 :**  
**Functional Blocks of AS7038GB**



---

## 2 Ordering Information


---

Ordering Code	Package	Marking	Delivery Form	Delivery Quantity
AS7038GB-COLT	OLGA-22	n.a	Tape & Reel	5000 pcs/reel
AS7038GB-COLM	OLGA-22	n.a.	Tape & Reel	500 pcs/reel

### 3 Pin Assignment

#### 3.1 Pin Diagram

Figure 3:  
Pinout - Top View



#### 3.2 Pin Description

Figure 4:  
Pin Description of AS7038GB

Pin Number	Pin Name	Pin Type <sup>(1)</sup>	Description
1	VD1	AI	Connection to current sink 1
2	GND	G	Power supply ground. All voltages are referenced to GND.



Pin Number	Pin Name	Pin Type <sup>(1)</sup>	Description
3	SIGREF	AO	Analog reference output. Connect 2.2 $\mu$ F capacitor to GND (e.g. 0402 sized capacitor GRM153R60J225ME95 or 0201 sized GRM033R60J225ME47 from Murata – needs to have >1 $\mu$ F specified for 1.0 V voltage bias); do not load externally The typical operating voltage on this pin is 0.6 V (sigref_en=1)
4	SIGREF_ECG	AO	Analog reference output. Connect 2.2 $\mu$ F capacitor to GND (e.g. 0402 sized capacitor GRM153R60J225ME95 or 0201 sized GRM033R60J225ME47 from Murata – needs to have >1 $\mu$ F specified for 1.0 V voltage bias); do not load externally The typical operating voltage on this pin is 0.6 V (sigref_en=1)
5	ECG_INP	AI	ECG amplifier positive input
6	ECG_INN	AI	ECG amplifier negative input
7	ECG_REF	AO	ECG amplifier reference output
8	ENABLE	DI	Enable input for AS7038RB. Active high. Setting this input to low resets all internal registers and the AS7038RB enters power down mode. Setting it high allows operation of the AS7038RB. If ENABLE is not used (AS7038RB always enabled), connect to VDD.
9	INT	DO	Open drain interrupt output pin. Active low.
10	SCL	DI	I <sup>2</sup> C serial clock input terminal – the device does not use clock stretching therefore SCL is only an input terminal.
11	SDA	DI	I <sup>2</sup> C serial data I/O terminal – open drain.
12	VDD	P	Supply voltage. Connect a 2.2 $\mu$ F capacitor to GND.
13	GPIO0	GPIO	General purpose input/output
14	GPIO1	GPIO	General purpose input/output
15	GPIO2	GPIO	General purpose input/output
16	GPIO3	GPIO	General purpose input/output

Pin Number	Pin Name	Pin Type <sup>(1)</sup>	Description
17	V_LDO	AO	1.9 V output voltage. Connect 2.2 $\mu$ F capacitor to GND (e.g. 0402 sized capacitor GRM153R60J225ME95 or 0201 sized GRM033R60J225ME47 from Murata – needs to have >1 $\mu$ F with 1.0 V voltage bias); do not load externally
18	AGND	GND	Analog ground. Connect to low noise GND
19	VD4	AI	Connection to current sink 4
20	VD2	AI	Connection to current sink 2
21	NC		Not connect
22	VD3	AI	Connection to current sink 3

- (1) Explanation of abbreviations:
- DI Digital Input
  - DO Digital Output
  - AI Analog Input
  - AO Analog Output
  - G Ground
  - P Power Supply
  - GPIO General Purpose
  - NC Not Connected

## 4 Absolute Maximum Ratings

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under “Operating Conditions” is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Figure 5**  
**Absolute Maximum Ratings of AS7038GB**

Symbol	Parameter	Min	Max	Unit	Comments
<b>Electrical Parameters</b>					
$V_{SUP} / V_{GND}$	Supply Voltage to Ground		6	V	
$V_{IN}$	Input Pin Voltage to Ground pins GPIO0/1/2/3	-0.3	VDD+0.3 (max. 6 V)	V	Diode to VDD
$V_{IN-OTHER}$	Input Pin Voltage to Ground pins SCL/SDA/INT/ENABLE and VD1/VD2/VD3/VD4	-0.3	5.5	V	No internal diode to VDD or V_LDO
$V_{VD1/2/3/4\_INTERNAL}$	Voltage between internal pin of VD1-VD4 to VDD		VDD+0.3	V	Internal diode between current source (internal node at anode of the LED if the pin has a LED otherwise VD1/2/3/4 pin) and VDD
$V_{IN-LDO}$	Input Pin Voltage to Ground for pin V_LDO	-0.3	2.0	V	Diode to VDD
$V_{IN-LDO\_DIODE}$	Input Pin Voltage to Ground pins for ECG_INP/ECG_INN/ECG_REF/SIGREF	-0.3	2.0	V	Diode to V_LDO
$V_{GND-AGND}$	Analog to power ground voltage difference	-0.3	+0.3	V	
$I_{SCR}$	Input Current (latch-up immunity)		±100	mA	JEDEC JESD78
<b>Electrostatic Discharge</b>					
$ESD_{HBM}$	Electrostatic Discharge HBM		±2	kV	ANSI/ESDA/JEDEC JS-001-2012
<b>Temperature Ranges and Storage Conditions</b>					
$T_{STRG}$	Storage Temperature Range	-40	85	°C	
$T_{BODY}$	Package Body Temperature		260	°C	IPC/JEDEC J-STD-020 <sup>(1)</sup>
$RH_{NC}$	Relative Humidity (non-condensing)	5	85	%	
MSL	Moisture Sensitivity Level		3		Maximum floor life time of 168h

(1) The reflow peak soldering temperature (body temperature) is specified according to IPC/JEDEC J-STD-020 “Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.” The lead finish for Pb-free leaded packages is “Matte Tin” (100 % Sn)

## 5 Electrical Characteristics

All limits are guaranteed. The parameters with Min and Max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

**Figure 6:**  
Electrical Characteristics of AS7038GB

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
VDD	Supply voltage		2.7	3.8	5.5	V
T <sub>AMB</sub>	Operating free-air temperature		-30		70	°C
IDD	Supply current	ENABLE=VDD, ldo_en=0; osc_en=0; internal LDO operating in low power mode – only I <sup>2</sup> C communication possible, no blocks shall be enabled <sup>(1)</sup>		22		μA
		ENABLE=VDD, ldo_en=1; osc_en=0; internal LDO operating and bandgap running – I <sup>2</sup> C communication possible, analog blocks can be enabled <sup>(1)</sup>		32		μA
		ENABLE=VDD, ldo_en=1, osc_en=1; internal LDO operating and bandgap and oscillator running – I <sup>2</sup> C communication possible, analog blocks can be enabled		86		μA
		SIGREF buffer (sigref_en=1)		52		μA
		Trans-impedance amplifier (pd_amp_en=1)		110		μA
		Optical front end operating (one channel)		200		μA
		Gain stage (ofe1_gain_en=1 or ofe2_gain_en=1)		75		μA

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
		ADC sampling at 20 Hz with 64 $\mu$ s settling time		4.5		$\mu$ A
		ECG amplifier and frontend (need SIGREF enabled)		190		$\mu$ A
		ECG leakage compensation (ecg_low_leakage_en=1), low pass filter, high pass filter and gain stage		151		$\mu$ A
		Power down, no I <sup>2</sup> C communication possible ENABLE=GND <sup>(2)</sup>		0.5		$\mu$ A
VOL	GPIO0-3, INT, SDA output low voltage	With 3 mA load With 6 mA load	0 0		0.4 0.8	V
VOH	GPIO0-3 output high voltage	With 3 mA load	2.3		VDD	V
VIH	GPIO0-3, SCL, SDA, ENABLE input high voltage		1.25			V
VIL	GPIO0-3, SCL, SDA, ENABLE input low voltage				0.54	V
ILEAK1	GPIO0-3, SCL, SDA, ENABLE, INT		-1		1	$\mu$ A
ILEAK2	VD1, VD2 VD3, VD4		-3		3	$\mu$ A
E_f2M	Tolerance of internal 2 MHz oscillator	0 °C to 70 °C, VDD<5.0 V	-2		2	%
		-30 °C to 70 °C	-4		2	%
<b>ECG Amplifier and Filter</b>						
ILEAK_ECG	ECG pins leakage current	Lab evaluation shows <math>\pm 20</math> nA maximum leakage current. Not production tested.		$\pm 1$		nA


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{\text{NOISE\_ECG}}$	Input referred noise	Gain=192 V/V, short circuited inputs, sample rate = 1000 sps, BW 0.33 Hz±100Hz. Filtered		1.64		$V_{\text{NOISE\_ECG}}$
<b>LED Driver</b>						
			0		50	mA
$I_{\text{LED1/2/3/4}}$	LED output current range	LED current is adjustable with 10-bit – registers curr1/2/3/4	0		100	mA
		1/10 duty cycle @ 1 kHz external LED			200	mA
	Tolerance	At 35 mA output current (currX[9:0]=166 h, X=1...4), VDD<5.0 V	-7		7	%
$V_{\text{Dmin}}$	Output voltage compliance	csx_boost = 0		0.3		V
		csx_boost = 1		0.7		V
$V_{\text{Dmax}}$	Max Output voltage compliance				5.5	V
<b>Photodiode</b>						
Area	Photodiode area			2.5		mm <sup>2</sup>
$R_{\text{EPD1-4}}$	Irradiance responsivity photodiode PD1...PD4	Wavelength = 550 nm; 4 photodiodes (PD1 - PD4) connected together; TIA resistor (pd_ampres) = 3 MΩ		212		Counts/(μW/cm <sup>2</sup> )
		Wavelength = 940 nm; TIA resistor (pd_ampres) = 3 MΩ		11		
$I_{\text{d}}$	Dark current	$E_{\text{e}}=0$ , $T_{\text{AMB}}=25\text{ °C}$	0		1	nA
$I_{\text{os}}$	Extrapolated offset current	$T_{\text{AMB}}=25\text{ °C}$	-1		1	nA
<b>ADC</b>						
$V_{\text{ref}}$	ADC reference voltage			1.6		V
Nbit	Resolution		14			Bit
INL	Relative accuracy	$T_{\text{AMB}}=25\text{ °C}$	-8		8	LSB
DNL <sup>(3)</sup>	Differential nonlinearity	$T_{\text{AMB}}=25\text{ °C}$		1.5		LSB

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
	Offset error	$T_{AMB} = 25\text{ °C}$	-8		8	LSB
	Gain error	$T_{AMB} = 25\text{ °C}$	-8		8	LSB
SNR	Signal-to-noise ratio	$F_{sample} = 1\text{ kHz}$ , $F_{signal} = 100\text{ Hz}$		80		dB
THD	Total harmonic distortion	$F_{sample} = 1\text{ kHz}$ , $F_{signal} = 100\text{ Hz}$		-70		dB
Tconv	Conversion rate	14-bit resolution			50	ksps
Vin	Input voltage range		0		Vref	V
<b>I<sup>2</sup>C Mode Timings</b>						
f <sub>SCLK</sub>	SCL clock frequency		0		400	kHz
t <sub>BUF</sub>	Bus free time between a STOP and START condition		1.3			μs
t <sub>HD:STA</sub>	Hold time (repeated) START Condition <sup>(4)</sup>		0.6			μs
t <sub>LOW</sub>	LOW period of SCL clock		1.3			μs
t <sub>HIGH</sub>	HIGH period of SCL clock		0.6			μs
t <sub>SU:STA</sub>	Setup time for a repeated START condition		0.6			μs
t <sub>HD:DAT</sub>	Data hold time <sup>(5)</sup>		0		0.9	μs
t <sub>SU:DAT</sub>	Data setup time <sup>(6)</sup>		100			ns
t <sub>R</sub>	Rise time of both SDA and SCL signals		20		300	ns
t <sub>F</sub>	Fall time of both SDA and SCL signals		20		300	ns
t <sub>SU:STO</sub>	Setup time for STOP condition		0.6			μs

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$C_B$	Capacitive load for each bus line	$C_B$ — total capacitance of one bus line in pF			500	pF
$C_{I/O}$	I/O pin capacitance (SDA, SCL)				10	pF

- (1) GPIO0-3 configured to draw minimum current (software dependent).
- (2) AS7038GB I<sup>2</sup>C interface active also in power down mode
- (3) Specified only typical value for DNL to reduce production test time.
- (4) After this period, the first clock pulse is generated.
- (5) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHMIN of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- (6) Fast-mode device can be used in a standard-mode system, but the requirement  $t_{SU:DAT} = 250$  ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line  $t_R \max + t_{SU:DAT} = 1000 + 250 = 1250$  ns before the SCL line is released.

**Figure 7:**  
**I<sup>2</sup>C Mode Timing Diagram**





# 6 Register Description

## 6.1 Register Overview

**Figure 8:**  
**Register Overview**

Addr	Name	<D7>	<D6>	<D5>	<D4>	<D3>	<D2>	<D1>	<D0>
<b>Register Type 1</b>									
0x0F	GPIO_SYNC	Not used	Not used	Not used	Not Used	Not used	gpio_edg e	goio_select[1:0]	
0x10	LED_CFG	sigref_en	sigref_ec g_voltag e	sigref_ofe_voltage [1:0]		led4_en	led3_en	led2_en	led1_en
0X11	LED_WAIT_L OW	led_wait_low[7:0]							
0X12	LED1_CURRL	Curr1[1:0]		Not used	Not used	Not used	Not used	Not used	cs1_boo st
0X13	LED1_CURR H	Curr1[9:2]							
0X14	LED2_CURRL	Curr2[1:0]		Not used	Not used	Not used	Not used	Not used	cs2_boo st
0X15	LED2_CURR H	Curr2[9:0]							
0X16	LED3_CURRL	Curr3[1:0]		Not used	Not used	Not used	Not used	Not used	cs3_boo st
0X17	LED3_CURR H	Curr3[9:2]							
0X18	LED4_CURRL	Curr4[1:0]		Not used	Not used	Not used	Not used	Not used	cs4_boo st
0X19	LED4_CURR H	Curr4[9:2]							
0X2C	LED12_MOD E	Man- sw_led2	Led2_mode[2:0]			Man_sw _led1	Led1_mode[2:0]		
0X2D	LED34_MOD E	Man- sw_led4	Led4_mode[2:0]			Man- sw_led3	Led3_mode[2:0]		
0X2E	MAN_SEQ_C FG	man_mo de	man_sw _sdmult	man_sw _sdpol	man_sw _itg	diode_ctrl[2:0]			seq_en
0XA2	LEDSTATUS	Not used	Not used	Not used	Not used	led4_sup ply_low	led3_sup ply_low	led2_sup ply_low	led1_sup ply_low
0X1A	PD_CFG	Not used	pd_boost	pd4	pd3	pd2	pd1	pd_i1	pd_i0
0X1B	PDOFFX_LE DOFF	pdoffx_ledoff[7:0]							
0X1C	PDOFFX_LE DON	pdoffx_ledon[7:0]							
0X1D	PD_AMPRCC FG	pd_ampres[2:0]			pd_ampcap[4:0]				

Addr	Name	<D7>	<D6>	<D5>	<D4>	<D3>	<D2>	<D1>	<D0>	
0X1E	PD_AMPCFG	pd_amp_en	pd_amp_auto	pd_ampvo[3:0]			pd_ampcomp[1:0]			
0X1F	PD_THRESH_CFG	ofe1_pd_clipdetect_h_thresh[3:0]			ofe1_pd_clipdetect_l_thresh[3:0]					
0X30	SEQ_CNT	seq_count[7:0]								
0X31	SEQ_DIV	seq_div[7:0]								
0X32	SEQ_START	Not used	Not used	Not used	Not used	Not used	seq_start_gpio	seq_start_sync	seq_start	
0X33	SEQ_PER	seq_period[7:0]								
0X34	SEQ_LED_STA	seq_led_start[7:0]								
0X35	SEQ_LED_STO	seq_led_stop[7:0]								
0X36	SEQ_SECLD_STA	seq_secled_start[7:0]								
0X37	SEQ_SECLD_STO	seq_secled_stop[7:0]								
0X38	SEQ_ITG_STA	seq_itg_start[7:0]								
0X39	SEQ_ITG_STO	seq_itg_stop[7:0]								
0X3A	SEQ_SDP1_STA	seq_sdp1_start[7:0]								
0X3B	SEQ_SDP1_STO	seq_sdp1_stop[7:0]								
0X3C	SEQ_SDP2_STA	seq_sdp2_start[7:0]								
0X3D	SEQ_SDP2_STO	seq_sdp2_stop[7:0]								
0X3E	SEQ_SDM1_STA	seq_sdm1_start[7:0]								
0X3F	SEQ_SDM1_STO	seq_sdm1_stop[7:0]								
0X40	SEQ_SDM2_STA	seq_sdm2_start[7:0]								
0X41	SEQ_SDM2_STO	seq_sdm2_stop[7:0]								
0X42	SEQ_ADC	seq_adc[7:0]								
0X43	SEQ_ADC2TIA	seq_adc2tia[7:0]								
0X44	SEQ_ADC3TIA	seq_adc3tia[7:0]								
0X45	SD_SUBS	sd_subs[7:0]								
0X46	SEQ_CFG	Not used	Not used	Not used	Not used	Not used	Not used	Not used	sd_subs_always	
0X47	SEQ_ERR	irq_adc_timing_error	Not used	Not used	Not used	Not used	Not used	Not used	Not used	
0X48	SEQ_OVS_SEL	ovs_sel2				ovs_sel1				

Addr	Name	<D7>	<D6>	<D5>	<D4>	<D3>	<D2>	<D1>	<D0>
0X49	SEQ_OVS_VAL	Not used	ovs_val2			Not used	ovs_val1		
0X4A	SEQ_DIS_SEL	dis_sel2[3:0]				dis_sel1[3:0]			
0X4B	SEQ_DIS_VAL1	seq_dis_val1 [7:0]							
0X4C	SEQ_DIS_VAL2	Seq_dis_val2[7:0]							
0X60	CYC_COUNTER	cycle_counter[7:0]							
0X61	SEQ_COUNTER	sequence_counter[7:0]							
0X62	SUBS_COUNTER	subs_counter[7:0]							
0X50	OFE_CFGA	ofe2_en	ofe1_en	en_bias_ofe	aa_freq[1:0]		gain_sd[2:0]		
0X51	OFE1_SD_THCFG	ofe1_sd_clipd_h_thresh [3:0]				ofe1_sd_clipd_l_thresh [3:0]			
0X52	OFE_CFGC	Not used	prefilter_aa_byp	prefilter_hp_byp	prefilter_gain_byp	prefilter_bypass_en	prefilter_aa_en	prefilter_hp_en	prefilter_gain_en
0X53	OFE_CFGD	Not used	notch_bw[1:0]		ofe_sd_hp[2:0]			ofe_gs_aa[1:0]	
0X54	OFE1_CFGA	ofe1_sd_pol_init	ofe1_sd_en	ofe1_hp_en	ofe1_gain_en	ofe1_sd_byp	ofe1_hp_byp	ofe1_gain_byp	ofe1_sd_hld
0X55	OFE1_CFGB	ofe1_gain_g[2:0]			ofe1_sd_bw[2:0]			ofe1_hp_freq[1:0]	
0X56	OFE2_PD_THCFG	ofe2_pd_clipd_h_thresh[3:0]				ofe2_pd_clipd_l_thresh[3:0]			
0X57	OFE2_SD_THCFG	ofe2_sd_clipd_h_thresh[3:0]				ofe2_sd_clipd_l_thresh[3:0]			
0X58	OFE2_CFGA	ofe2_sd_pol_init	ofe2_sd_en	ofe2_hp_en	ofe2_gain_en	ofe2_sd_byp	ofe2_hp_byp	ofe2_gain_byp	ofe2_sd_hld
0X59	OFE2_CFGB	ofe2_gain_g[2:0]			ofe2_sd_bw[1:0]			ofe2_hp_freq[1:0]	
0X20	LTFDATA0_L	ltfdata0[7:0]							
0X21	LTFDATA0_H	ltfdata0[15:8]							
0X22	LTFDATA1_L	ltfdata1[7:0]							
0X23	LTFDATA1_H	ltfdata1[15:8]							
0X24	ITIME	itime[7:0]							
0X25	LTF_CONFIG	infinite_itime	az_disable_auto	az_mode[1:0]		Not used	ltf_prox_mode	ltf_fifo_mode	ltf_enable
0X26	LTF_SEL	Not used	ltf1_sel[2:0]			Not used	ltf0_sel[2:0]		
0X27	LTF_GAIN	Do not use	Do not use	itime_unit[1:0]		ltf_gain[3:0]			
0X28	LTF_CONTROL	Do not use	Do not use	Do not use	Do not use	Do not use	Do not use	Do not use	ltf_start
0X29	AZ_CONTROL	Do not use	Do not use	Do not use	Do not use	Do not use	Do not use	az_enable_1	az_enable_0
0X2A	OFFSET0	offset0[7:0]							
0X2B	OFFSET1	offset0[7:0]							

Addr	Name	<D7>	<D6>	<D5>	<D4>	<D3>	<D2>	<D1>	<D0>
0X6C	LTF_THRESHOLD_LOW0	ltf_threshold_low[7:0]							
0X6D	LTF_THRESHOLD_LOW1	ltf_threshold_low[15:8]							
0X6E	LTF_THRESHOLD_HIGH0	ltf_threshold_high[7:0]							
0X6F	LTF_THRESHOLD_HIGH1	ltf_threshold_high[15:8]							
0X70	AFE_CFG	Do not use	Do not use	Do not use	Do not use	afe_enab	afe_enab_dac	afe_enab_dac_buf	afe_enab_against_age
0X80	EAF_GST	gpio_gst_in[2:0]			gst_ref[1:0]		gst_gain[2:0]		
0X81	EAF_BIAS	gpio_r_bias[2:0]			Not used	Not used	Not used	Not used	Not used
0X82	EAF_DAC	Do not use	Do not use	Do not use	sigref_on_dac_buf	measure_dac	gpio_dac[2:0]		
0X83	EAF_DAC1_L	dac1_value[]		Not used	Not used	Not used	Not used	Not used	Not used
0X84	EAF_DAC1_H	dac1_value[9:2]							
0X85	EAF_DAC2_L	dac2_value[1:0]		Not used	Not used	Not used	Not used	Not used	Not used
0X86	EAF_DAC2_H	dac2_value[9:2]							
0X87	EAF_DAC_CFG	Not used	Not used	Not used	Not used	Not used	Not used	dac_mode[1:0]	
0X5A	OFE_NOTCH	Not used	ofe2_notch_sel60	ofe2_notch_byp	ofe2_notch_en	Not used	ofe1_notch_sel60	ofe1_notch_byp	ofe1_notch_en
0X5B	ECG_MODE	ecg_notch_sel60	ecg_hp_mode[2:0]			ecg_gain_g2[1:0]		ecg_gain_g2[1:0]	
0X5C	ECG_CFGA	ecg_en	ecg_clk_off	ecg_gain_byp	ecg_lp_byp	ecg_notch_byp	ecg_diff_byp	ecg_hp_byp[1:0]	
0X5D	ECG_CFGB	ecg_fast_startup	ecg_lp_freq[1:0]		ecg_hp_freq[1:0]		ecg_gain_g[2:0]		
0X6A	ECG_THRESHOLD_LOW	ecg_threshold_low[7:0]							
0X6B	ECG_THRESHOLD_HIGH	ecg_threshold_high[7:0]							
0X5E	ECG_CFGC	Not used	Not used	Not used	Not used	Not used	Not used	ecg_low_leakage_en	ecg_ref_en
0X5F	ECG_CFGD	Not used	Not used	Not used	ecg_lead_sdet_sync_adc	ecg_lead_sdet_pol	ecg_leadsdet_curr[1:0]		ecg_lead_sdet_en
0X68	ADC_THRESHOLD	adc_threshold[7:0]							
0X69	ADC_THRESHOLD_CFG	Not used	Not used	Not used	Not used	Not used	Not used	adc_thresh_differential	adc_thresh_tiaonly
0X88	ADC_CFGA	Not used	Not used	Not used	Not used	adc_multi_n[2:0]			adc_multimode
0X89	ADC_CFGB	Not used	Not used	adc_clock[2:0]			adc_calibration	ulp	adc_en
0X8A	ADC_CFGC	Not used	Not used	Not used	adc_selfpd	adc_discharge	adc_settling_time[2:0]		


Addr	Name	<D7>	<D6>	<D5>	<D4>	<D3>	<D2>	<D1>	<D0>	
0X8B	ADC_CHANNEL_MASK_L	adc_channel_mask_pregain	adc_channel_mask_afe	adc_channel_mask_temp	adc_channel_mask_sd2	adc_channel_mask_ofe2	adc_channel_mask_sd1	adc_channel_mask_ofe1	adc_channel_mask_tia	
0X8C	ADC_CHANNEL_MASK_H	Not used	Not used	Not used	Not used	adc_channel_mask_gpio2	adc_channel_mask_gpio3	adc_channel_mask_ecgi	adc_channel_mask_ecgo	
0X8E	ADC_DATA_L	adc_data[7:0]								
0X8F	ADC_DATA_H	Not used	Not used	adc_data[13:8]						
0X78	FIFO_CFG	Not used	fifo_threshold[6:0]							
0X79	FIFO_CNTRL	Not used	Not used	Not used	Not used	Not used	Not used	Not used	fifo_clear	
0XFE	FIFOL	Fifol[7:0]								
0XFF	FIFOH	Fifoh[7:0]								
0x00	CONTROL	Not used	Not used	Not used	hs_en	Not used	clk_def	osc_en	ldo_en	
0X08	GPIO_A	Not used	Not used	Not used	Not used	gpio3_a	gpio2_a	gpio1_a	gpio0_a	
0X09	GPIO_E	Not used	Not used	Not used	Not used	gpio3_e	gpio2_e	gpio1_e	gpio0_e	
0X0A	GPIO_O	Not used	Not used	Not used	Not used	gpio3_o	gpio2_o	gpio1_o	gpio0_o	
0X0B	GPIO_I	Not used	Not used	Not used	Not used	gpio3_i	gpio2_i	gpio1_i	gpio0_i	
0X0C	GPIO_P	gpio3_pd	gpio3_pu	gpio2_pd	gpio2_pu	gpio1_pd	gpio1_pu	gpio0_pd	gpio0_pu	
0X0D	GPIO_SR	Not used	Not used	Not used	Not used	gpio3_sr	gpio2_sr	gpio1_sr	gpio0_sr	
0X91	SUBID	subid[4:0]					Revision[2:0]			
0X92	ID	id[5:0]						id_reserved[1:0]		
0XA0	STATUS	irq_led_supply_low	irq_clipdetect	irq_fifooverflow	irq_fifothreshold	irq_adc_threshold	irq_ltf	irq_sequencer	irq_adc	
0XA1	STATUS2	Not used	Not used	Not used	Not used	Not used	irq_ltf_threshold_high	irq_ltf_threshold_low	irq_ecg_threshold	
0XA2	CLIPSTATUS	Not used	Not used	Not used	Not used	pd_clipdetect_l	pd_clipdetect_h	sd_clipdetect_l	sd_clipdetect_h	
0XA3	LEDSTATUS	Not used	Not used	Not used	Not used	led4_supply_low	led3_supply_low	led2_supply_low	led1_supply_low	
0XA4	FIFOSTATUS	Not used	Not used	Not used	Not used	Not used	Not used	Not used	fifooverflow	
0XA5	LTFSTATUS	Not used	Not used	ltf1_threshold_high	ltf1_threshold_low	ltf0_threshold_high	ltf0_threshold_low	ltf_sat	ltf_done	
0XA6	FIFOLEVEL	fifolevel[7:0]								
0XA8	INTENAB	irq_led_supply_low_enab	irq_clipdetect_enab	irq_fifooverflow_enab	irq_fifothreshold_enab	irq_adc_threshold_enab	irq_ltf_enab	irq_sequencer_enab	irq_adc_enab	
0XA9	INTENAB2	Not used	Not used	Not used	Not used	Not used	irq_ltf1_threshold_enab	irq_ltf0_threshold_enab	irq_ecg_threshold_enab	
0XAA	INTR	irq_led_supply_low_intr	irq_clipdetect_intr	irq_fifooverflow_intr	irq_fifothreshold_intr	irq_adc_threshold_intr	irq_ltf_intr	irq_sequencer_intr	irq_adc_intr	

Addr	Name	<D7>	<D6>	<D5>	<D4>	<D3>	<D2>	<D1>	<D0>
0XAB	INTR2	Not used	Not used	Not used	Not used	Not used	irq_ltf_threshold_high_intr	irq_ltf_threshold_low_intr	irq_ecg_threshold_intr

# 7 Functional Description

## 7.1 Optical Analog Front End

Figure 9:  
Optical Analog Front End



The optical front end is used for PPG measurements.

The OFE consist of:

- 4 LEDs drivers individually configurable, operated manually or controlled by the built-in Sequencer.

- 6 Photodiodes
  - 4 with green filters (PD1, PD2 PD3 and PD4)
  - 1 with IR filter (PD B)
  - 1 clear (PD A) only connected to light-to-frequency block
- TIA
  - Trans-Impedance amplifier
- PREFILTER
  - LP & HP filter and variable gain stage
- Synchronous Demodulators
  - SD\_OFE1, SD\_OFE2 with LP 6 HP filter and gain stage

The first Block in signals path is the TIA. The TIA converts the current from photodiodes into a voltage. The trans-impedance of TIA can be adjusted in 7 steps. After the TIA follow the PREFILTER. PREFILTER includes a low pass filter with adjustable cut-off frequency, a high pass filter and a variable gain stage. This block can be bypassed. The output signal of PREFILTER is used as input for the blocks SD\_OFE1 and SD\_OFE2. These Block are identically built and can work in parallel. Both consists of synchronous demodulator, a low-pass filter, a high pass filter and variable gain stage. The sequencer does the control of the whole signal path, which is part of digital part.

In addition to these main blocks, there are two smaller blocks for detection of clipping signals inside the blocks. The TIA Clip detection observes the output of TIA and SD Clip detection observe the output of PREFILTER Block. The limits for clip detection can be adjusted by digital part.

### 7.1.1 LED-Driver

The AS7038GB contains 4 identical LED driver circuits.

The LED-driver outputs can be controlled manually or by the built in sequencer. See section 7.1.8 Optical Front End Operating Modes




#### Information

The integration time  $t_{INT}$  is defined either by the sequencer (man\_mode=0) or manually through the bit sw\_itg if man\_mode=1. For the synchronous demodulator only use the resistive feedback.

---



Figure 10:  
LED Drivers



## 7.1.2 LED Driver Configuration

### LED\_CFG Register (Address 0x10)

Figure 11:  
LED\_CFG Register

Addr: 0x10		LED_CFG		
Bit	Bit Name	Default	Access	Bit Description
7	sigref_en	0	RW	Signal reference: Is required for all analog blocks (except PD_Amp or light-to-frequency operation) 0: Disable signal reference 1: Enable signal reference

Addr: 0x10		LED_CFG			
Bit	Bit Name	Default	Access	Bit Description	
6	sigref_ecg_voltage	0	RW	Voltage setting of SIGREF_ECG – datasheet parameters are guaranteed only for default value of 0.9 V	
				<b>Setting</b>	<b>Voltage</b>
				0	0.9 V (default)
5:4	sigref_ofe_voltage	0	RW	Voltage setting of SIGREF – datasheet parameters are guaranteed only for default value of 0.6 V.	
				<b>Setting</b>	<b>IMAX</b>
				00	0.6 V (default)
				01	0.7 V
				10	0.8 V
11	0.9 V				
3	led4_en	0	RW	0: Disables LED4 output source. 1: Enables LED4 output source.	
2	led3_en	0	RW	0: Disables LED3 output source. 1: Enables LED3 output source.	
1	led2_en	0	RW	0: Disables LED2 output source. 1: Enables LED2 output source.	
0	led1_en	0	RW	0: Disables LED1 output source. 1: Enables LED1 output source.	

The LED\_CURR defines the LED output current.

### LED\_WAIT\_LOW Register (Address 0x11)

Figure 12:  
LED\_WAIT\_LOW Register

Addr: 0x11		LED_WAIT_LOW		
Bit	Bit Name	Default	Access	Bit Description
7:0	Led_wait_low	0	RW	Time = led_wait_low * 1 μs

LED\_WAIT\_LOW defines the time between the switching on of an LED and the beginning of voltage monitoring. All LEDs use the same time.



**Attention**

It is recommended to configure the current only when the output is not active, as there is no latch implemented to keep the 10 bits consistent. New values are applied directly and immediately.

**LED1\_CURRL Register (Address 0x12)**

Figure 13:  
LED1\_CURRL Register

Addr: 0x12		LED1_CURRL		
Bit	Bit Name	Default	Access	Bit Description
7:6	Curr1[1:0]	0	RW	LED1 output current lower 2 bits
5:1	Not used	0	RW	Not used
0	cs1_boost	0	RW	0: I <sub>max</sub> = 100 mA, 1 LSB=97 μA 1: I <sub>max</sub> = 200 mA, 1 LSB=194 μA

**LED1\_CURRH Register (Address 0x13)**

Figure 14:  
LED1\_CURRH Register

Addr: 0x13		LED1_CURRH		
Bit	Bit Name	Default	Access	Bit Description
7:0	Curr1[9:2]	0	RW	LED1 output current upper 8 bits Coding for curr1[9:0]: 000h: 786 μA 001h: 883 μA (1 LSB=97 μA with cs1_boost = 0) 002h: 980 μA 166h: 35 mA 3FFh: 100 mA

**LED2\_CURRL Register (Address 0x14)**

Figure 15:  
LED2\_CURRL Register

Addr: 0x14		LED2_CURRL		
Bit	Bit Name	Default	Access	Bit Description
7:6	Curr2[1:0]	0	RW	LED2 output current lower 2 bits
5:1	Not used	0	RW	Not used
0	Cs2_boost	0	RW	0: I <sub>max</sub> = 100 mA, 1 LSB=97 μA 1: I <sub>max</sub> = 200 mA, 1 LSB=194 μA

**LED2\_CURRH Register (Address 0x15)**

Figure 16:  
LED2\_CURRH Register

Addr: 0x15		LED2_CURRH		
Bit	Bit Name	Default	Access	Bit Description
7:0	Curr2[9:2]	0	RW	LED2 output current upper 8 bits Coding for curr1[9:0]: 000h: 786 μA 001h: 883 μA (1 LSB=97 μA with cs1_boost = 0) 002h: 980 μA 166h: 35 mA 3FFh: 100 mA

**LED3\_CURRL Register (Address 0x16)**

Figure 17:  
LED3\_CURRL Register

Addr: 0x16		LED3_CURRL		
Bit	Bit Name	Default	Access	Bit Description
7:6	Curr3[1:0]	0	RW	LED3 output current lower 2 bits
5:1	Not used	0	RW	Not used
0	Cs3_boost	0	RW	0: I <sub>max</sub> = 100 mA, 1 LSB=97 μA 1: I <sub>max</sub> = 200 mA, 1 LSB=194 μA

**LED3\_CURRH Register (Address 0x17)**

**Figure 18:**  
LED3\_CURRH Register

Addr: 0x17		LED3_CURRH		
Bit	Bit Name	Default	Access	Bit Description
7:0	Curr3[9:2]	0	RW	LED3 output current upper 8 bits Coding for curr1[9:0]: 000h: 786 $\mu$ A 001h: 883 $\mu$ A (1 LSB=97 $\mu$ A with cs1_boost = 0) 002h: 980 $\mu$ A 166h: 35 mA 3FFh: 100 mA

**LED4\_CURRL Register (Address 0x18)**

**Figure 19:**  
LED4\_CURRL Register

Addr: 0x18		LED4_CURRL		
Bit	Bit Name	Default	Access	Bit Description
7:6	Curr4[1:0]	0	RW	LED4 output current lower 2 bits
5:1	Not used	0	RW	Not used
0	Cs4_boost	0	RW	0: I <sub>max</sub> = 100 mA, 1 LSB=97 $\mu$ A 1: I <sub>max</sub> = 200 mA, 1 LSB=194 $\mu$ A

**LED4\_CURRH Register (Address 0x19)**

**Figure 20:**  
LED4\_CURRH Register

Addr: 0x19		LED4_CURRH		
Bit	Bit Name	Default	Access	Bit Description
7:0	Curr4[9:2]	0	RW	LED4 output current upper 8 bits Coding for curr1[9:0]:

Addr: 0x19		LED4_CURRH		
Bit	Bit Name	Default	Access	Bit Description
				000h: 786 $\mu$ A 001h: 883 $\mu$ A (1 LSB=97 $\mu$ A with cs1_boost = 0) 002h: 980 $\mu$ A 166h: 35 mA 3FFh: 100 mA

### LED12\_MODE Register (Address 0x2c)

Figure 21:  
LED12\_MODE Register

Addr: 0x2c		LED12_MODE		
Bit	Bit Name	Default	Access	Bit Description
7	man-sw_led2	0	RW	Function enabled only in manual mode 0: LED output D2 disabled. (High impedance) 1: LED output D2 enabled
				LED2 mode
				<b>Settings</b> <b>Behavior</b>
				000    Always OFF
				001    Always ON when sequencer is active
				010    Controlled by sequencer
6:4	led2_mode	0	RW	011    Controlled by sequencer, only ON in even iterations: 0, 2, 4 etc.
				100    Controlled by sequencer, only ON in odd iterations: 1, 3, 5 etc.
				101    Controlled by sequencer, only ON in every fourth iteration, starting at 1:1, 5, 9 etc.
				110    Controlled by sequencer: secondary LED timing
				111    Do not use
3	man_sw_led1	0	RW	Function enabled only in manual mode 0: LED output D1 disabled. (High impedance) 1: LED output D1 enable
				LED1 mode
2:0	led1_mode	0	RW	<b>Settings</b> <b>Behavior</b>
				000    Always OFF

Addr: 0x2c		LED12_MODE		
Bit	Bit Name	Default	Access	Bit Description
				001 Always ON when sequencer is active
				010 Controlled by sequencer
				011 Controlled by sequencer, only ON in even iterations: 0, 2, 4 etc.
				100 Controlled by sequencer, only ON in odd iterations: 1, 3, 5 etc.
				101 Controlled by sequencer, only ON in every fourth iteration, starting at 1: 1, 5, 9 etc.
				110 Controlled by sequencer: secondary LED timing
				111 Do not use

### LED34\_MODE Register (Address 0x2d)

Figure 22:  
LED34\_MODE Register

Addr: 0x2d		LED34_MODE		
Bit	Bit Name	Default	Access	Bit Description
7	man-sw_led4	0	RW	Function enabled only in manual mode 0: LED output D4 disabled. (High impedance) 1: LED output D4 enabled
LED4 mode				
				<b>Settings Behavior</b>
				000 Always OFF
				001 Always ON when sequencer is active
				010 Controlled by sequencer
6:4	led4_mode	0	RW	011 Controlled by sequencer, only ON in even iterations: 0, 2, 4 etc.
				100 Controlled by sequencer, only ON in odd iterations: 1, 3, 5 etc.
				101 Controlled by sequencer, only ON in every fourth iteration, starting at 1: 1, 5, 9 etc.
				110 Controlled by sequencer: secondary LED timing

Addr: 0x2d		LED34_MODE		
Bit	Bit Name	Default	Access	Bit Description
				111 Do not use
3	man_sw_led3	0	RW	Function enabled only in manual mode 0: LED output D3 disabled. (High impedance) 1: LED output D3 enable
2:0	led3_mode	0	RW	LED3 mode <b>Settings Behavior</b> 000 Always OFF 001 Always ON when sequencer is active 010 Controlled by sequencer 011 Controlled by sequencer, only ON in even iterations: 0, 2, 4 etc. 100 Controlled by sequencer, only ON in odd iterations: 1, 3, 5 etc. 101 Controlled by sequencer, only ON in every fourth iteration, starting at 1: 1, 5, 9 etc. 110 Controlled by sequencer: secondary LED timing 111 Do not use

The MAN\_SEQ\_CFG register is used to configure the operation of the optical front end

**MAN\_SEQ\_CFG Register (Address 0x2e)**

Figure 23:  
MAN\_SEQ\_CFG Register

Addr: 0x2e		MAN_SEQ_CFG		
Bit	Bit Name	Default	Access	Bit Description
7	man_mode	0	RW	0: Enables sequencer 1: Enables manual control of optical front end
6	man_sw_sd mult	0	RW	If man_mode=1 0: Disables synchronous demodulator multiplication 1: Enables synchronous demodulator multiplication
5	man_sw_sd pol	0	RW	If man_mode=1 0: Negative polarity in synchronous demodulator multiplication 1: Positive polarity in synchronous demodulator multiplication



Addr: 0x2e		MAN_SEQ_CFG																																																			
Bit	Bit Name	Default	Access	Bit Description																																																	
4	man_sw_itg	0	RW	If man_mode=1 0: All integrator capacitors are shorted. Integrator is reset 1: Integrator capacitors are charging up. Integrator is running																																																	
3:1	diode_ctrl	0	RW	Connection of Photodiodes PD1, PD2, PD3, PD4 to the photodiode amplifier. 0: PD1-PD4 are connected 1: PD1 synchronous to LED1, PD2 sync/to LED2 PD3 sync/to LED3, PD4 sync/to LED4 2:PD1 synchronous to LED1, PD2 sync/to LED1 PD3 sync/to LED2, PD4 sync/to LED2 3: PD1 synchronous to LED1, PD2 sync/to LED1 PD3 sync/to LED4, PD4 sync/to LED4 4: SPO2 mode *(obsolete): (negedge(sdm1) or negedge(sdp1)) - PD1=0 PD2=0 PD3=1 PD4=1; (negedge(sdm2) or negedge(sdp2)) - PD1=1 PD2=1 PD3=0 PD4=0 Note that PD_CFG.pdX takes precedence - to turn OFF one photo diode, the respective bit has to be de-asserted in the PD_CFG register.																																																	
				<table border="1"> <thead> <tr> <th>PD_CFG. pdX</th> <th>diode_ctrl</th> <th>Photo Diode 1</th> <th>Photo Diode 2</th> <th>Photo Diode 3</th> <th>Photo Diode 4</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>xx</td> <td>OFF</td> <td>OFF</td> <td>OFF</td> <td>OFF</td> </tr> <tr> <td>1</td> <td>0</td> <td>ON</td> <td>ON</td> <td>ON</td> <td>ON</td> </tr> <tr> <td>1</td> <td>1</td> <td>LED1</td> <td>LED2</td> <td>LED3</td> <td>LED4</td> </tr> <tr> <td>1</td> <td>2</td> <td>LED1</td> <td>LED1</td> <td>LED2</td> <td>LED2</td> </tr> <tr> <td>1</td> <td>3</td> <td>LED1</td> <td>LED1</td> <td>LED4</td> <td>LED4</td> </tr> <tr> <td>1</td> <td>4</td> <td colspan="4">SPO2 mode (obsolete)</td> </tr> <tr> <td>1</td> <td>5..7</td> <td colspan="4">Do not use</td> </tr> </tbody> </table>	PD_CFG. pdX	diode_ctrl	Photo Diode 1	Photo Diode 2	Photo Diode 3	Photo Diode 4	0	xx	OFF	OFF	OFF	OFF	1	0	ON	ON	ON	ON	1	1	LED1	LED2	LED3	LED4	1	2	LED1	LED1	LED2	LED2	1	3	LED1	LED1	LED4	LED4	1	4	SPO2 mode (obsolete)				1	5..7	Do not use				
PD_CFG. pdX	diode_ctrl	Photo Diode 1	Photo Diode 2	Photo Diode 3	Photo Diode 4																																																
0	xx	OFF	OFF	OFF	OFF																																																
1	0	ON	ON	ON	ON																																																
1	1	LED1	LED2	LED3	LED4																																																
1	2	LED1	LED1	LED2	LED2																																																
1	3	LED1	LED1	LED4	LED4																																																
1	4	SPO2 mode (obsolete)																																																			
1	5..7	Do not use																																																			
0	seq_en	0	RW	0: Disables sequencer 1: Enables sequencer																																																	

**LEDSTATUS Register (Address 0xa3)****Figure 24:**  
**LEDSTATUS Register**

Addr: 0xa3		LEDSTATUS		
Bit	Bit Name	Default	Access	Bit Description
7:4	NA	0	RO	Not used
3	led4_supply_low	0	RO	If this bit is asserted, LED4 voltage has been too low.
2	led3_supply_low	0	RO	If this bit is asserted, LED3 voltage has been too low.
1	led2_supply_low	0	RO	If this bit is asserted, LED2 voltage has been too low.
0	led1_supply_low	0	RO	If this bit is asserted, LED1 voltage has been too low.


An asserted bit can be cleared by either writing a '1' to the STATUS.clipdetect bit (in normal mode) or by reading the CLIPSTATUS register (clear on read mode)

**7.1.3 Photodiode Selection**

In order to have flexible arrangement of the use photodiodes, PD1-PD4 can be individually connected to the photodiode amplifier input. The optional offset current allows cancellation of constant light sources like sunlight. In case of an external photodiode or any other sensor with (low) current output, the pins GPIO0 and GPIO1 can be used as input.

Additionally the sequencer can control the diodes – see diode\_ctrl described in register MAN\_SEQ\_CFG.

Figure 25:  
Photodiode Selection



PD\_CFG Register (Address 0x1a)

Figure 26:  
PD\_CFG Register

Addr: 0x1a		PD_CFG		
Bit	Bit Name	Default	Access	Bit Description
7:6	NA	0	RW	Not used
6	pd_boost	0	RW	pd_boost = 0 pdoffx_ledoff lsb = 10 nA pdoffx_ledon lsb = 10 nA pd_boost = 1 pdoffx_ledoff lsb = 20 nA pdoffx_ledon lsb = 20 nA
5	pd4	0	RW	0: Photodiode PD4 is disconnected from photo amplifier 1: Photodiode PD4 is connected to photo amplifier (as defined in diode_ctrl)
4	pd3	0	RW	0: Photodiode PD3 is disconnected from photo amplifier 1: Photodiode PD3 is connected to photo amplifier (as defined in diode_ctrl)

Addr: 0x1a		PD_CFG		
Bit	Bit Name	Default	Access	Bit Description
3	pd2	0	RW	0: Photodiode PD2 is disconnected from photo amplifier 1: Photodiode PD2 is connected to photo amplifier (as defined in diode_ctrl)
2	pd1	0	RW	0: Photodiode PD1 is disconnected from photo amplifier 1: Photodiode PD1 is connected to photo amplifier (as defined in diode_ctrl)
1	pd_i1	0	RW	0: Photodiode B (see Photodiode Characteristics) disconnected from TIA input 1: Photodiode B (see Photodiode Characteristics) connected to TIA input; set ltf1_sel=0 and ltf2_sel=0.
0	pd_i0	0	RW	0: GPIO0-input is disconnected from photo amplifier 1: GPIO0-input is connected to photo amplifier; set gpio_a[0]=1.

The PD\_CFG register is used to configure the input to the photo amplifier.

#### PDOFFX\_LEDOFF Register (Address 0x1b)

Figure 27:  
 PDOFFX\_LEDOFF Register

Addr: 0x1b		PDOFFX_LEDOFF		
Bit	Bit Name	Default	Access	Bit Description
7:0	pdoffx_ledoff	0	RW	Input offset current if all LEDs are OFF (all sw_led* sequencer outputs are zero) loffset = pdoffx_ledoff*10 nA if PD_CFG[6] = 0 loffset = pdoffx_ledoff*20 nA if PD_CFG[6] = 1 0: Offset source is turned OFF


**PDOFFX\_LEDON Register (Address 0x1c)**

**Figure 28:**  
PDOFFX\_LEDON Register


Addr: 0x1c		PDOFFX_LEDON		
Bit	Bit Name	Default	Access	Bit Description
7:0	pdoffx_ledon	0	RW	Input offset current if at least one LED is ON (one or more sw_led* sequencer outputs are non-zero) loffset = pdoffx_ledon*10 nA if PD_CFG[6] = 0 loffset = pdoffx_ledon*20 nA if PD_CFG[6] = 1 0: Offset source is turned OFF

**7.1.4 Photodiode Characteristics**

**Figure 29:**  
Photodiode Arrangement –Orientation as in Figure 2




**Figure 30:**  
**Photodiode Filter Implementation**



For operation and characteristics of photodiode ‘PDA’ and photodiode ‘PDB’ see section 7.1.13 Light-to-Frequency Mode.

**Figure 31:**  
Photodiode Sensitivity (solid black) and LED Emission Spectrum (dotted red and dotted black)



**Information**

All 4 photodiodes used pd1/2/3/4=1; perpendicular light source and no diffuser used on AS7038GB.

**7.1.5 Photodiode Trans-Impedance Amplifier (TIA)**


The Trans-Impedance Amplifier is used to convert the photocurrent to the voltage.

The photodiode amplifier can be configured in two different modes:

- Photocurrent to voltage converter
- Photocurrent integrator

TIA block also includes a clip detection block.

**Figure 32:**  
TIA



Use following settings for the programming of the TIA:

**Figure 33:**  
TIA Programming Settings

pd_ampres	pd1234 <sup>(1)</sup>	pd_ampcap	pd_ampcomp	pd_ampvo	gain
1	1...4	13	1	15	1 V/μA
2	1...4	7	1	15	2 V/μA
3	1...4	5	1	15	3 V/μA
4	1...2	2	0	15	5 V/μA
	3...4	3			
5	1...2	2	0	15	7 V/μA
	3...4	3			
6	1	1	0	15	10 V/μA
	2...4	2			
7	1...2	1	0	15	15 V/μA
	3...4	2			



pd_ampres	pd1234 <sup>(1)</sup>	pd_ampcap	pd_ampcomp	pd_ampvo	gain
<b>Low Bandwidth Mode</b>					
5	1...4	31	3	15	7 V/μA
<b>Integrating Mode (pd_ampres=0)</b>					
0	1...4	10	3	15	1 V/pQ
0	1...4	20	3	15	1/2V/pQ
0	1...4	30	3	15	1/3V/pQ

(1) pd1234 ... number of active photodiodes (for example, pd1=1, pd2=0, pd3=1, pd4=0 -> pd1234=2)

### 7.1.6 Photodiode TIA Registers

#### PD\_AMPRCCFG Register (Address 0x1d)

Figure 34:  
PD\_AMPRCCFG Register

Addr: 0x1d		PD_AMPRCCFG			
Bit	Bit Name	Default	Access	Bit Description	
				Feedback resistor	
				<b>Setting</b>	<b>Resistance</b>
				0	No resistor in feedback of amplifier – photocurrent integrator
7:5	pd_ampres	0	RW	1	1 MΩ
				2	2 MΩ
				3	3 MΩ
				4	5 MΩ
				5	7 MΩ
				6	10 MΩ
				7	15 MΩ
				4:0	pd_ampcap

The PD\_AMPCFG register is used to configure the operating mode of the photoamplifier.

**PD\_AMPCFG Register (Address 0x1e)**

**Figure 35:**  
PD\_AMPCFG Register

Addr: 0x1e		PD_AMPCFG		
Bit	Bit Name	Default	Access	Bit Description
7	pd_amp_en	0	RW	0: Activates power down mode of photo-amplifier 1: Enables photo-amplifier (direct or automatic pd_amp_auto mode) also set en_bias_ofe=1
6	pd_amp_auto	0	RW	0: Normal TIA mode 1: Enable TIA only when seq_itg is set (i.e. controlled by sequencer itg setting) also set en_bias_ofe=1
5:2	pd_ampvo	1	RW	OpAmp offset Can be used to limit signal in darkness and to shorten rise times
1:0	pd_ampcomp	3	RW	OpAmp compensation, depending on gain and number of used photo diodes Capacitor = pd_ampcap*0.1 pF

**PD\_THRESHCFG Register (Address 0x1f)**

**Figure 36:**  
PD\_THRESHCFG Register

Addr: 0x1f		OFE1_PD_THCFG		
Bit	Bit Name	Default	Access	Bit Description
7:4	ofe1_pd_clipdetect_h_thresh	0	RW	<p>If the voltage on the output of the TIA exceed this threshold the irq_clipdetect interrupt is asserted. The threshold is defined as</p> <p>0: 1824 mV 1: 1748 mV 2: 1672 mV 3: 1596 mV 4: 1520 mV 5:1444 mV 6: 1368 mV 7: 1292 mV</p>

Addr: 0x1f		OFE1_PD_THCFG		
Bit	Bit Name	Default	Access	Bit Description
				8: 1216 mV
				9: 1140 mV
				10: 1064 mV
				11: 988 mV
				12: 912 mV
				13: 836 mV
				14: 760 mV
				15: 684 mV
				If the voltage on the output of the OFE2 falls below this threshold the irq_clipdetect interrupt is asserted. The threshold is defined as
				0: 76.2 mV
				1: 152 mV
				2: 228 mV
				3: 304 mV
				4: 380 mV
				5: 456 mV
3:0	ofe1_pd_clipdetect_l_thresh	0	RW	6: 532 mV
				7: 608 mV
				8: 684 mV
				9: 760 mV
				10: 836 mV
				11: 912 mV
				12: 988 mV
				13: 1064 mV
				14: 1140 mV
				15: 1216 mV

**OFE2\_PD\_THCFG (Address 0x56)**

**Figure 37:**  
OFE2\_PD\_THCFG Register

Addr: 0x56		OFE2_PD_THCFG		
Bit	Bit Name	Default	Access	Bit Description
7:4	ofe2_pd_clipd_h_thresh	0	RW	<p>If the voltage on the output of the TIA exceed this threshold, the irq_clipdetect interrupt is asserted. The threshold is defined as</p> <ul style="list-style-type: none"> <li>0: 1824 mV</li> <li>1: 1748 mV</li> <li>2: 1672 mV</li> <li>3: 1596 mV</li> <li>4: 1520 mV</li> <li>5: 1444 mV</li> <li>6: 1368 mV</li> <li>7: 1292 mV</li> <li>8: 1216 mV</li> <li>9: 1140 mV</li> <li>10: 1064 mV</li> <li>11: 988 mV</li> <li>12: 912 mV</li> <li>13: 836 mV</li> <li>14: 760 mV</li> <li>15: 684 mV</li> </ul>
3:0	ofe2_sd_clipd_l_thresh	0	RW	<p>If the voltage on the output of the OFE2 falls below this threshold, the irq_clipdetect interrupt is asserted. The threshold is defined as</p> <ul style="list-style-type: none"> <li>0: 76.2 mV</li> <li>1: 152 mV</li> <li>2: 228 mV</li> <li>3: 304 mV</li> <li>4: 380 mV</li> <li>5: 456 mV</li> <li>6: 532 mV</li> <li>7: 608 mV</li> <li>8: 684 mV</li> </ul>

Addr: 0x56		OFE2_PD_THCFG		
Bit	Bit Name	Default	Access	Bit Description
				9: 760 mV
				10: 836 mV
				11: 912 mV
				12: 988 mV
				13: 1064 mV
				14: 1140 mV
				15: 1216 mV

### 7.1.7 Voltage Mode of the Photodiode Amplifier

The output voltage of the photodiode amplifier is depending on the feedback component.


Equation 1:

$$U_{out} = I_{photo} \cdot R_{fb} \quad \text{Feedback resistor}$$

Equation 2:

$$U_{out} = I_{photo} \cdot \frac{t_{INT}}{C_{fb}} \quad \text{Feedback capacitor}$$

Figure 38:  
Difference Between Resistive and Capacitive Feedback



- (1) **Green:** Capacitive Integration
- Green Dotted:** Effective Value from Capacitive Mode
- Blue:** Resistive Feedback
- Red:** Light Intensity



**Information**

The integration time  $t_{INT}$  is defined either by the sequencer ( $man\_mode=0$ ) or manually through the bit  $sw\_itg$  if  $man\_mode=1$ . For the synchronous demodulator only use the resistive feedback.


**7.1.8 Optical Front End Operating Modes**

Once the photodiode amplifier is configured the measurement can be done in two different ways. Either the LED-outputs, the photodiode amplifier and the ADC are controlled manually by means of register bits, or they are controlled by a built in sequencer.

**Manual Operation of the Optical Frontend:**

The optical front end can be manually controlled via the register  $man\_mode=1$

**Figure 39:**  
**Optical Frontend**



(1) Applies only if  $man\_mode=1$

For manual operation of the LEDs and its current sinks see 7.1.1 LED-Driver

**7.1.9 Sequencer**

In order to synchronize the LED-currents, the integration time and the ADC-sampling time, a built in sampling sequencers can be used. The sequencer generates the 8-bit-timings based on a 1  $\mu$ s clock


which can be pre-scaled with seq\_div. The results of the analog to digital conversion are automatically stored in a pipeline buffer or in register adc\_data and the ADC FIFO.

The timings can be programmed with following registers (apply for man\_mode=0):

**Figure 40:**  
**Timing Registers**

Register	Description
seq_div	Divider of the 1 $\mu$ s input clock for all sequencer timings
seq_count	Number of measurements in one sequence
seq_start	Writing 1 starts the sequencer, 0 stops the sequencer
seq_period	Time of one measurement cycle
seq_led_start	Start time of the LED drivers within one cycle
seq_led_stop	Stop time of the LED drivers within one cycle
seq_secled_start	Start time of the secondary LED drivers within one cycle (used for SpO2)
seq_secled_stop	Stop time of the secondary LED drivers within one cycle (used for SpO2)
seq_itg_start	Start time of the integrator
seq_itg_stop	Stop time of the integrator
seq_sdp1_start	Start time of the synchronous demodulator's 1 positive multiplication
seq_sdp1_stop	Stop time of the synchronous demodulator's 1 positive multiplication
seq_sdm1_start	Start time of the synchronous demodulator's 1 negative multiplication
seq_sdm1_stop	Stop time of the synchronous demodulator's 1 negative multiplication
seq_sdp2_start	Start time of the synchronous demodulator's 2 positive multiplication
seq_sdp2_stop	Stop time of the synchronous demodulator's 2 positive multiplication
seq_sdm2_start	Start time of the synchronous demodulator's 2 negative multiplication
seq_sdm2_stop	Stop time of the synchronous demodulator's 2 negative multiplication
seq_adc	Sampling position of the ADC
seq_adc2tia, seq_adc3tia	If the TIA channel is selected allow a second (and third) conversion within this cycle.
sd_subs, sd_subs_always	Synchronous demodulator subsampling ratio between sequencer frequency and ADC sampling frequency.
ulp	Ultra low power bit for the sequencer. If this bit is set and sd_subs>0, it disables the LED pulses and powers off the TIA in all sequences but the one where the TIA is sampled. This bit can be used to optimize the power consumption of the LEDs and the AS7038GB (This bit is located in ADC_CFGB Register bit 1)
irq_adc_timing_error	The sequencer setup caused a timing error on ADC conversion.

Figure 41:  
Block Diagram of Sequencer





### 7.1.10 Sequencer Registers

#### SEQ\_CNT Register (Address 0x30)

Figure 42:  
SEQ\_CNT Register

Addr: 0x30		SEQ_CNT		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_count	0	RW	Number of measurements in one sequence. If seq_count = 0x0 the sequencer is running continuously if started by seq_start=1 or seq_start_sync=1. This register is reset by disabling/enabling of seq_start=0 (but not by osc_off=1)

#### SEQ\_DIV Register (Address 0x31)

Figure 43:  
SEQ\_DIV Register

Addr: 0x31		SEQ_DIV		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_div	0	RW	Divider value Sequencer time increment $t_{clk} = (seq\_div + 1) * 1 \mu s$

The SEQ\_DIV register sets the input divider for the main clock.

#### SEQ\_START (Address 0x32)

Figure 44:  
SEQ\_START Register

Addr: 0x32		SEQ_START		
Bit	Bit Name	Default	Access	Bit Description
7:3	Not used	0	R_PUSH	Not used

Addr: 0x32		SEQ_START		
Bit	Bit Name	Default	Access	Bit Description
2	seq_start_gpio	0	R_PUSH	After programming, the sequencer waits for a synchronization pulse via GPIO (see register GPIO_SYNC). For all released ADC channels a value is recorded per synchronization pulse (see register ADC_CHANNEL).
1	seq_start_sync	0	R_PUSH	Similar to seq_start, but the sequencer will wait for overflow of the frequency divider that feeds all the switched-cap filters. This means 1) That it could take anything between 0 and 8 ms before the sequencer actually starts. 2) That the generated frequencies are in phase with the sequencer. For this to have any effect, the sequencer period should be selected with the selected frequencies (sd_bw, hp_freq) in mind.
0	seq_start	0	R_PUSH	Writing 1 starts the sequencer(s) in the according to the configuration and upon rising edge of seq_start ADC selects first channel. Writing 0 stops the sequencer(s). In manual mode, writing 1 starts one ADC conversion but does not initialize the ADC channel selection. Reading returns 1 if the sequencer is running (sequencer mode), respectively if the ADC is converting (manual mode)

With the SEQ\_START register sets the configured sequencer can be started.

### SEQ\_PER (Address 0x33)

Figure 45:  
SEQ\_PER Register

Addr: 0x33		SEQ_PER		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_period	0	RW	t_period Sequencer period $T = t\_period * (seq\_div+1) * 1 \mu s$

The SEQ\_PER register sets one measurement cycle of the sequencer.

**SEQ\_LED\_STA (Address 0x34)**

**Figure 46:**  
**SEQ\_LED\_STA Register**

Addr: 0x34		SEQ_LED_STA		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_led_start	0	RW	LED start time

The SEQ\_LED\_STA register sets the LED drive timing. Data is stored as 16-bit value.

**SEQ\_LED\_STO (Address 0x35)**

**Figure 47:**  
**SEQ\_LED\_STO Register**

Addr: 0x35		SEQ_LED_STO		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_led_stop	0	RW	LED stop time

The SEQ\_LED\_STO register sets the LED drive timing. Data is stored as 16-bit value.

**SEQ\_SECLED\_STA (Address 0x36)**

**Figure 48:**  
**SEQ\_SECLED\_STA Register**

Addr: 0x36		SEQ_SECLED_STA		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_secled_start	0	RW	Secondary LED start time

The SEQ\_LED register sets the secondary LED drive timing, which is used in ledX\_mode 6 only. Data is stored as 16-bit value.

**SEQ\_SECLEL\_STO (Address 0x37)**

Figure 49:  
SEQ\_SECLEL\_STO Register

Addr: 0x37		SEQ_SECLEL_STO		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_secled_stop	0	RW	Secondary LED stop time

**SEQ\_ITG\_STA (Address 0x38)**

Figure 50:  
SEQ\_ITG\_STA Register

Addr: 0x38		SEQ_ITG_STA		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_itg_start	0	RW	Integrator start time (start time=1 and stop time=0 means that it's - by default - always ON) Turning OFF the integrator actually means discharge the capacitor. This is only useful in capacitive integration mode, without the synchronous demodulator.

The SEQ\_ITG register sets the photoamplifier integration time. Data is stored as 16-bit value.

**SEQ\_ITG\_STO (Address 0x39)**

Figure 51:  
SEQ\_ITG\_STO Register

Addr: 0x39		SEQ_ITG_STO		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_itg_stop	0	RW	Integrator stop time

**SEQ\_SDP1\_STA (Address 0x3a)**

**Figure 52:**  
SEQ\_SDP1\_STA Register

Addr: 0x3a		SEQ_SDP1_STA			
Bit	Bit Name	Default	Access	Bit Description	
7:0	seq_sdp1_start	0	RW	Positive multiplication start time 1	

The SEQ\_SDP register sets the synchronous demodulator positive multiplication time. Data is stored as 16-bit value.

**SEQ\_SDP1\_STO (Address 0x3b)**

**Figure 53:**  
SEQ\_SDP1\_STO Register

Addr: 0x3b		SEQ_SDP1_STO			
Bit	Bit Name	Default	Access	Bit Description	
7:0	seq_sdp1_stop	0	RW	Positive multiplication stop time 1	

**SEQ\_SDP2\_STA (Address 0x3c)**

**Figure 54:**  
SEQ\_SDP2\_STA Register

Addr: 0x3c		SEQ_SDP2_STA			
Bit	Bit Name	Default	Access	Bit Description	
7:0	seq_sdp2_start	0	RW	Positive multiplication start time 2	

The SEQ\_SDP register sets the synchronous demodulator positive multiplication time. Data is stored as 16-bit value.

**SEQ\_SDP2\_STO (Address 0x3d)**

**Figure 55:**  
SEQ\_SDP2\_STO Register

Addr: 0x3d		SEQ_SDP2_STO		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdp2_stop	0	RW	Positive multiplication stop time 2

**SEQ\_SDM1\_STA (Address 0x3e)**

**Figure 56:**  
SEQ\_SDM1\_STA Register

Addr: 0x3e		SEQ_SDM1_STA		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdm1_start	0	RW	Negative multiplication start time 1

The SEQ\_SDM1 register sets the synchronous demodulator negative multiplication time 1. Data is stored as 16-bit value

**SEQ\_SDM1\_STO (Address 0x3f)**

**Figure 57:**  
SEQ\_SDM1\_STO Register

Addr: 0x3f		SEQ_SDM1_STO		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdm1_stop	0	RW	Negative multiplication stop time 1

**SEQ\_SDM2\_STA (Address 0x40)**

Figure 58:  
SEQ\_SDM2\_STA Register

Addr: 0x40		SEQ_SDM2_STA		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdm2_start	0	RW	Negative multiplication start time 2

The SEQ\_SDM2 register sets the synchronous demodulator negative multiplication time 2. Data is stored as 16-bit value

**SEQ\_SDM2\_STO (Address 0x41)**

Figure 59:  
SEQ\_SDM2\_STO Register

Addr: 0x41		SEQ_SDM2_STO		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_sdm2_stop	0	RW	Negative multiplication stop time 2

**SEQ\_ADC (Address 0x42)**

Figure 60:  
SEQ\_ADC Register

Addr: 0x42		SEQ_ADC		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_adc	0	RW	ADC start sampling time The ADC conversion needs to be finished before the sequencer period ends otherwise ADC samples can be lost.

The SEQ\_ADC register defines the time when the ADC starts sampling during each measurement cycle.

**SEQ\_ADC2TIA (Address 0x43)**

Figure 61:  
SEQ\_ADC2TIA Register

Addr: 0x43		SEQ_ADC2TIA		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_adc2tia	0	RW	<p>ADC second sampling time for TIA: If this time is non-zero, an ADC conversion is started at the given cycle, but only if adc_sel is currently selecting TIA. For all other channels, there is only a single ADC conversion executed in the sequencer period.</p> <p><b>Warning:</b> If non-zero, seq_adc must be non-zero as well, and seq_adc2tia bigger than seq_adc. The difference must be high enough so that the second ADC conversion is started after the first ADC conversion has finished.</p> <p>Also, if the seq_adc2tia features is used, there is the additional restriction that the second ADC conversion has to be finished before the end of the sequencer period.</p>

**SEQ\_ADC3TIA (Address 0x44)**

Figure 62:  
SEQ\_ADC3TIA Register

Addr: 0x44		SEQ_ADC3TIA		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_adc3tia	0	RW	<p>ADC third sampling time for TIA: same as seq_adc2tia. Also must make sure to not overlap ADC conversions! Also, adc3tia must be after adc2tia</p>



**SD\_SUBS (Address 0x45)**

**Figure 63:**  
SD\_SUBS Register

Addr: 0x45		SD_SUBS		
Bit	Bit Name	Default	Access	Bit Description
7:0	sd_subs	0	RW	<p>Synchronous demodulator subsampling ratio between sequencer frequency and ADC sampling frequency.  <math>ADC-F_{sample} = \text{Sequencer\_Frequency} / (\text{sd\_subs} + 1)</math>                      When setting to 0, then in every sequencer iteration the ADC will run.                      When setting to 1, then the first sequencer iteration will not trigger the ADC, but the second one will.                      Setting to N will make N iterations without ADC, followed by one iteration with the ADC measurement executed.                      It is recommended to use the ADC interrupt in this case and not the sequencer interrupt.                      Also see sd_subs_always which significantly affects this mechanism.</p>

**SEQ\_CFG (Address 0x46)**

**Figure 64:**  
SEQ\_CFG Register

Addr: 0x46		SEQ_CFG		
Bit	Bit Name	Default	Access	Bit Description
7:1	Not used	0	RW	Not used
0	sd_subs_always	0	RW	<p>If this bit is asserted, all sequencer periods are subject to subsampling as defined in SD_SUBS.                      If this bit is zero, then only the first period of an "ADC cycle" is duplicated sd_subs times, all other periods are regular.                      One "ADC cycle" is the time from the sequence in which adc_sel is pointing to the "smallest" adc channel up and including the sequence of the "largest" adc channel.</p>

**SEQ\_ERR (Address 0x47)**

**Figure 65:**  
**SEQ\_ERR Register**

Addr: 0x47		SEQ_ERR		
Bit	Bit Name	Default	Access	Bit Description
7	irq_adc_timing_error	0	SS_WC	The ADC is started by the sequencer (or manually) while it was still converting. This does not flag an interrupt but when playing with the sequencer settings we suggest to check this flag to make sure that there is no problem with the sequencer programming
6:0	Not used	0	RW	Not used

**CYC\_COUNTER (Address 0x60)**

**Figure 66:**  
**CYC\_COUNTER Register**

Addr: 0x60		CYC_COUNTER		
Bit	Bit Name	Default	Access	Bit Description
7:0	cycle_counter	0	RO	Current cycle counter value

The SEQ\_COUNTER register shows the current value of the sequence counter and period counter

**SEQ\_COUNTER (Address 0x61)**

**Figure 67:**  
**SEQ\_COUNTER Register**

Addr: 0x61		SEQ_COUNTER		
Bit	Bit Name	Default	Access	Bit Description
7:0	sequence_counter	0	RO	Current sequence counter value

**SUBS\_COUNTER (Address 0x62)**

Figure 68:  
SUBS\_COUNTER Register

Addr: 0x62		SUBS_COUNTER		
Bit	Bit Name	Default	Access	Bit Description
7:0	subs_counter	0	RO	Current subsampling counter value

**OVERSAMPLING/AVERAGE**

Noise improvement.

Generate the programmable average of multiple sample for two input channels (e.g., PPG and ECG). The mean value is programmed as a  $2^n$  function.

**SEQ\_OVS\_SEL (Address 0x48)**

Figure 69:  
SEQ\_OVS\_SEL Register

Addr: 0x48		SEQ_OVS_SEL		
Bit	Bit Name	Default	Access	Bit Description
7:4	ovs_sel2	0	RW	Selecting the ADC channel for oversampling 2
3:0	ovs_sel1	0	RW	Selecting the ADC channel for oversampling 1

**SEQ\_OVS\_VAL (Address 0x49)**

Figure 70:  
SEQ\_OVS\_VAL Register

Addr: 0x49		SEQ_OVS_VAL		
Bit	Bit Name	Default	Access	Bit Description
7	Not used	0	RW	Not used
6:4	ovs_val2	0	RW	Set value for oversampling 2, $2^{ovs\_val2}$
3	Not used	0	RW	Not used
2:0	ovs_val1	0	RW	Set value for oversampling 1, $2^{ovs\_val1}$

**SEQ\_DIS\_SEL (Address 0x4a)**

Figure 71:  
SEQ\_DIS\_SEL Register

Addr: 0x4a		SEQ_DIS_SEL		
Bit	Bit Name	Default	Access	Bit Description
7:4	dis_sel2	0	RW	Select ADC for disable channel 2
3:0	dis_sel1	0	RW	Select ADC for disable channel 1

**SEQ\_DIS\_VAL1 (Address 0x4b)**

Figure 72:  
SEQ\_DIS\_VAL1 Register

Addr: 0x4b		SEQ_DIS_VAL1		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_dis_val1	0	RW	Set value n for disable channel 1 $f_{DISABLE} = f_{CYCLE} / (seq\_dis\_val1 + 1)$


**SEQ\_DIS\_VAL2 (Address 0x4c)**

Figure 73:  
SEQ\_DIS\_VAL2 Register

Addr: 0x4c		SEQ_DIS_VAL2		
Bit	Bit Name	Default	Access	Bit Description
7:0	seq_dis_val2	0	RW	Set value n for disable cannel 2 $f_{DISABLE} = f_{CYCLE} / (seq\_dis\_val2 + 1)$

### 7.1.11 Optical Signal Conditioning

Figure 74:  
Optical Signal Conditioning



#### Synchronous Demodulator

Two optional synchronous demodulators can be used to detect small optical signals in the presence of large unwanted noise (ambient light). Since the detector synchronizes to the LED frequency, the demodulator can only be used if the measurement sequencer is running.

It includes input filter (adjustable high pass and low pass, notch filter) and 2<sup>nd</sup> order adjustable output low pass. The demodulator itself multiplies the signal by +1 / 0 / -1 with a timing which is controlled by the sequencer.



#### Information

The optical signal conditioning stage needs `sigref_en=1` for operation.


**High Pass Filter**

Two optional high pass filter can be used to remove unwanted DC-components from the signal and allows further amplification. In order to guarantee fast settling times of the filter, four cutoff frequencies can be chosen.

**Gain Stage**

Two optional gain stage can be used to amplify the signal after the DC-component has been removed.

**Figure 75:**  
**Optical Signal Conditioning Signal Path (25Hz LED sampling rate example)**



The LED that is periodically turned ON and OFF, samples the cardio-vascular pulse wave. The photodiode measures the reflected light that is modulated by the LED sampling frequency (25 Hz in the examples Figure 75). Unwanted light like red/IR ambient light or glass reflected LED light is not modulated. The signal can be sent to the Pre-filter block where an anti-aliasing filter removes the high frequency noise, followed by a high pass filter that removes the low frequency noise and unwanted dc light. After the Synchronous demodulator demodulates the signal it is filtered and amplified.

## 7.1.12 Optical Signal Conditioning Registers

### OFE\_CFGA (Address 0x50)

Figure 76:  
OFE\_CFGA Register

Addr: 0x50		OFE_CFGA			
Bit	Bit Name	Default	Access	Bit Description	
7	ofe2_en	0	RW	Enable OFE2	
6	ofe1_en	0	RW	Enable OFE1	
5	en_bias_ofe	0	RW	Enable bias for OFE and TIA	
Anti-aliasing filter cut-off frequency					
				<b>Settings</b>	
				<b>Signal</b>	
4:3	aa_freq	0	RW	0	10 kHz
				1	20 kHz
				2	40 kHz
				3	60 kHz
SD gain					
				<b>Settings</b>	
				<b>Normal Gain</b>	
2:0	gain_sd	0	RW	0	1
				1	2
				2	4
				3	8
				4	16
				5	32
				6	64
				7	Reserved

**OFE1\_SD\_THCFG (Address 0x51)**

Figure 77:  
OFE1\_SD\_THCFG Register

Addr: 0x51		OFE1_SD_THCFG		
Bit	Bit Name	Default	Access	Bit Description
7:4	ofe1_sd_clipd_h_thresh	0	RW	<p>If the voltage on the output of the gain_sd stage of OFE1 (input of synchronous demodulator) exceed this threshold the irq_clipdetect interrupt is asserted. The threshold is defined as:</p> <ul style="list-style-type: none"> <li>0: 1824 mV</li> <li>1: 1748 mV</li> <li>2: 1672 mV</li> <li>3: 1596 mV</li> <li>4: 1520 mV</li> <li>5: 1444 mV</li> <li>6: 1368 mV</li> <li>7: 1292 mV</li> <li>8: 1216 mV</li> <li>9: 1140 mV</li> <li>10: 1064 mV</li> <li>11: 988 mV</li> <li>12: 912 mV</li> <li>13: 836 mV</li> <li>14: 760 mV</li> <li>15: 684 mV</li> </ul>
3:0	ofe1_sd_clipd_l_thresh	0	RW	<p>If the voltage on the output of the gain_sd stage OFE 1 (input of synchronous demodulator) falls below this threshold the irq_clipdetect interrupt is asserted. The threshold is defined as:</p> <ul style="list-style-type: none"> <li>0: 67 mV</li> <li>1: 143 mV</li> <li>2: 219 mV</li> <li>3: 295 mV</li> <li>4: 371 mV</li> <li>5: 447 mV</li> <li>6: 523 mV</li> <li>7: 599 mV</li> <li>8: 675 mV</li> <li>9: 751 mV</li> <li>10: 827 mV</li> </ul>



Addr: 0x51		OFE1_SD_THCFG		
Bit	Bit Name	Default	Access	Bit Description
				11: 903 mV
				12: 979 mV
				13: 1055 mV
				14: 1131 mV
				15: 1207 mV

### OFE\_CFGC (Address 0x52)

Figure 78:  
OFE\_CFGC Register

Addr: 0x52		OFE_CFGC		
Bit	Bit Name	Default	Access	Bit Description
7	Not used	0	RW	Not used
6	prefilter_aa_byp	0	RW	0: Anti-aliasing filter (aa_filter) is used 1: Bypass anti-aliasing filter
5	prefilter_hp_byp	0	RW	0: Use 200 Hz high pass filter 1: Bypass 200 Hz high pass filter
4	prefilter_gain_byp	0	RW	0: Use gain_sd stage 1: Bypass gain_sd stage
3	prefilter_bypass_en	0	RW	0: Use prefilter unless any of the above register is set 1: Bypass complete prefilter
2	prefilter_aa_en	0	RW	0: Anti-aliasing filter (aa_filter) is OFF 1: Anti-aliasing filter is ON
1	prefilter_hp_en	0	RW	0: 200 Hz high pass filter is OFF 1: 200 Hz high pass filter is ON
0	prefilter_gain_en	0	RW	0: gain_sd stage is OFF 1: gain_sd stage is ON

**OFE\_CFGD (Address 0x53)**

**Figure 79:**  
**OFE\_CFGD Register**

Addr: 0x53		OFE_CFGD				
Bit	Bit Name	Default	Access	Bit Description		
7	Not used	0	RW	Not used		
6:5	notch_bw	3	RW	Bandwidth of notch filter.		
				<b>Settings</b>	<b>Value</b>	
				0	Max BW	
				1		
				2		
4:2	ofe_sd_hp	0	RW	High pass filter pulse rate for both synchronous demodulators. Pulse width = 1 $\mu$ s		
				<b>Settings</b>	<b>Pulse Frequency</b>	<b>Cutoff Frequency</b>
				0	125 kHz	200 Hz
				1	62.5 kHz	100 Hz
				2	31.25 kHz	50 Hz
1:0	ofe_gs_aa	0	RW	OFE anti-aliasing		
				<b>Setting</b>	<b>Nominal Gain</b>	
				0	Bypass	
				1	fc=100 kHz	
				2	fc=10 kHz	
				3	fc=826 Hz	

**OFE1\_CFGA (Address 0x54)**
**Figure 80:**  
**OFE1\_CFGA Register**

Addr: 0x54		OFE1_CFGA		
Bit	Bit Name	Default	Access	Bit Description
7	ofe1_sd_pol_init	0	RW	The low level driver shall ensure that this register is 0 if one of the seq_sdm pulses is first, and is 1 if the seq_sdp is first within a sequence.
6	ofe1_sd_en	0	RW	0: Power down of the synchronous demodulator 1: Enable synchronous demodulator
5	ofe1_hp_en	0	RW	0: Power down of the high pass filter 1: Enable high pass filter
4	ofe1_gain_en	0	RW	0: Power down of the gain stage 1: Enable gain stage
3	ofe1_sd_byp	0	RW	0: Synchronous demodulator is used 1: Synchronous demodulator is bypassed
2	ofe1_hp_byp	0	RW	0: HP filter is used 1: HP filter is bypassed
1	ofe1_gain_byp	0	RW	0: Gain stage is used 1: Gain stage is bypassed
0	ofe1_sd_hld	0	RW	SD hold 0: Output of synchronous demodulator is forced to SIGREF if not set to +1 or -1 1: Output of synchronous demodulator is tristated if not set to +1 or -1

**OFE1\_CFGB (Address 0x55)**
**Figure 81:**  
**OFE1\_CFGB Register**

Addr: 0x55		OFE1_CFGB												
Bit	Bit Name	Default	Access	Bit Description										
7:5	ofe1_gain_g	0	RW	Gain for synchronous demodulator 1. <table border="1"> <thead> <tr> <th>Setting</th> <th>Gain</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>2</td> </tr> <tr> <td>2</td> <td>4</td> </tr> <tr> <td>3</td> <td>8</td> </tr> </tbody> </table>	Setting	Gain	0	1	1	2	2	4	3	8
Setting	Gain													
0	1													
1	2													
2	4													
3	8													

Addr: 0x55		OFE1_CFGB			
Bit	Bit Name	Default	Access	Bit Description	
				4	16
				5	32
				6	64
				7	128
Low pass clock for synchronous demodulator 1 and cutoff frequency					
				<b>Settings</b>	<b>Cutoff Frequency</b>
4:2	ofe1_sd_bw	0	RW	0	10 Hz
				1	20 Hz
				2	40 Hz
				3	80 Hz
				4	5 Hz
				5	2.5 Hz
High pass filter pulse rate for synchronous demodulator 1. Pulse width = 1 $\mu$ s					
				<b>Settings</b>	<b>Cutoff Frequency</b>
1:0	of1e_hp_freq	0	RW	0	0.33 Hz
				1	1.32 Hz
				2	5.28 Hz
				3	10.56 Hz

**OFE2\_SD\_THCFG (Address 0x57)**

Figure 82:  
OFE2\_SD\_THCFG Register

Addr: 0x57		OFE2_SD_THCFG			
Bit	Bit Name	Default	Access	Bit Description	
7:4	ofe2_sd_clipd_h_thresh	0	RW	If the voltage on the output of the gain_sd stage of OFE2 (input of synchronous demodulator) exceed this threshold the irq_clipdetect interrupt is asserted. The threshold is defined as: 0: 1824 mV 1: 1748 mV	

Addr: 0x57		OFE2_SD_THCFG		
Bit	Bit Name	Default	Access	Bit Description
				2: 1672 mV
				3: 1596 mV
				4: 1520 mV
				5: 1444 mV
				6: 1368 mV
				7: 1292 mV
				8: 1216 mV
				9: 1140 mV
				10: 1064 mV
				11: 988 mV
				12: 912 mV
				13: 836 mV
				14: 760 mV
				15: 684 mV
				If the voltage on the output of the gain_sd stage OFE 2 (input of synchronous demodulator) falls below this threshold the irq_clipdetect interrupt is asserted. The threshold is defined as:
				0: 67 mV
				1: 143 mV
				2: 219 mV
				3: 295 mV
				4: 371 mV
3:0	ofe1_sd_clipd_l_thresh	0	RW	5: 447 mV
				6: 523 mV
				7: 599 mV
				8: 675 mV
				9: 751 mV
				10: 827 mV
				11: 903 mV
				12: 979 mV
				13: 1055 mV
				14: 1131 mV
				15: 1207 mV

**OFE2\_CFGA (Address 0x58)**

**Figure 83:**  
OFE2\_CFGA Register

Addr: 0x58		OFE2_CFGA		
Bit	Bit Name	Default	Access	Bit Description
7	ofe2_sd_pol_init	0	RW	The low level driver shall ensure that this register is 0 if one of the seq_sdm pulses is first, and is 1 if the seq_sdp is first within a sequence.
6	ofe2_sd_en	0	RW	0: Power down of the synchronous demodulator 1: Enable synchronous demodulator
5	ofe2_hp_en	0	RW	0: Power down of the high pass filter 1: Enable high pass filter
4	ofe2_gain_en	0	RW	0: Power down of the gain stage 1: Enable gain stage
3	ofe2_sd_byp	0	RW	0: Synchronous demodulator is used 1: Synchronous demodulator is bypassed
2	ofe2_hp_byp	0	RW	0: HP filter is used 1: HP filter is bypassed
1	ofe2_gain_byp	0	RW	0: Gain stage is used 1: Gain stage is bypassed
0	ofe2_sd_hld	0	RW	SD hold 0: Output of synchronous demodulator is forced to SIGREF if not set to +1 or -1 1: Output of synchronous demodulator is tristated if not set to +1 or -1

**OFE2\_CFGB (Address 0x59)**

**Figure 84:**  
OFE2\_CFGB Register

Addr: 0x59		OFE2_CFGB												
Bit	Bit Name	Default	Access	Bit Description										
7:5	ofe2_gain_g	0	RW	Gain for synchronous demodulator 2. <table border="1"> <thead> <tr> <th>Setting</th> <th>Gain</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>2</td> </tr> <tr> <td>2</td> <td>4</td> </tr> <tr> <td>3</td> <td>8</td> </tr> </tbody> </table>	Setting	Gain	0	1	1	2	2	4	3	8
Setting	Gain													
0	1													
1	2													
2	4													
3	8													

Addr: 0x59		OFE2_CFGB			
Bit	Bit Name	Default	Access	Bit Description	
				4	16
				5	32
				6	64
				7	128
Low pass clock for synchronous demodulator 2 and cutoff frequency					
				<b>Settings</b>	<b>Cutoff Frequency</b>
4:2	ofe2_sd_bw	0	RW	0	10 Hz
				1	20 Hz
				2	40 Hz
				3	80 Hz
				4	5 Hz
				5	2.5 Hz
High pass filter pulse rate for synchronous demodulator 2. Pulse width = 1 $\mu$ s					
				<b>Settings</b>	<b>Cutoff Frequency</b>
1:0	of2e_hp_freq	0	RW	0	0.33 Hz
				1	1.32 Hz
				2	5.28 Hz
				3	10.56 Hz

**OFE\_NOTCH (Address 0x5a)**

Figure 85:  
OFE\_NOTCH Register


Addr: 0x5a		OFE_NOTCH		
Bit	Bit Name	Default	Access	Bit Description
7	Not used	0	RW	Not used
6	ofe2_notch_sel60	0	RW	0: Fc=50 Hz 1: Fc=60 Hz
5	ofe2_notch_byp	1	RW	0: OFE2 Notch filter Not bypassed 1: OFE2 Notch bypassed
4	ofe2_notch_en	0	RW	0: Power down of the OFE2 high pass filter 1: Enable OFE2 Notch filter

Addr: 0x5a		OFE_NOTCH			
Bit	Bit Name	Default	Access	Bit Description	
3	Not used	0	RW	Not used	
2	ofe1_notch_sel60	0	RW	0: Fc= 50 Hz 1: Fc= 60 Hz	
1	ofe1_notch_byp	1	RW	0: OFE1 Notch filter Not bypassed 1: OFE1 Notch bypassed	
0	ofe1_notch_en	0	RW	0: Power down of the OFE1 high pass filter 1: Enable OFE1 Notch filter	

### 7.1.13 Light-to-Frequency Mode

The LTF (light-to-frequency, or FM, frequency mode) mode.

Figure 86:  
Light-to-Frequency Mode Internal Circuit



- (1) Do not use diodes which are connected to the TIA (register pd\_a, pd\_b, pd1...4) at the same time when lft\_en is enabled on the same diode.



**LTFDATA0\_L (Address 0x20)**

**Figure 87:**  
LTFDATA0\_L Register

Addr: 0x20		LTFDATA0_L		
Bit	Bit Name	Default	Access	Bit Description
7:0	lftdata0[7:0]	0	RO	LTF result channel 0 low byte. Software must make sure that the LTF integration is not running when accessing the LTFDATA registers. These are the direct counter registers, they are not latched. If buffering is required, consider using FIFO mode.

**LTFDATA0\_H (Address 0x21)**

**Figure 88:**  
LTFDATA0\_H Register

Addr: 0x21		LTFDATA0_H		
Bit	Bit Name	Default	Access	Bit Description
7:0	lftdata0[15:8]	0	RO	LTF result channel 0 high byte

**LTFDATA1\_L (Address 0x22)**

**Figure 89:**  
LTFDATA1\_L Register

Addr: 0x22		LTFDATA1_L		
Bit	Bit Name	Default	Access	Bit Description
7:0	lftdata0[7:0]	0	RO	LTF result channel 1 low byte. Software must make sure that the LTF integration is not running when accessing the LTFDATA registers. If buffering is required, consider using FIFO mode.

**LTFDATA1\_H (Address 0x23)**

**Figure 90:**  
LTFDATA1\_H Register

Addr: 0x23		LTFDATA1_H		
Bit	Bit Name	Default	Access	Bit Description
7:0	lftdata1[15:8]	0	RO	LTF result channel 1 high byte

**ITIME (Address 0x24)**

**Figure 91:**  
ITIME Register

Addr: 0x24		ITIME		
Bit	Bit Name	Default	Access	Bit Description
7:0	itime	0	RW	<p>LTF integration time. MODCLK is 2/3MHz (666.67 kHz). One LSB of itime is 3.072 ms (2048 MODCLK cycles). 0=3.072 ms ... 255=786.432 ms</p> <p>Using the itime_unit register (see below), the unit of itime can be reduced by 2, 4, or 8. This shorter integration times can be selected (required for flicker detection), but it can also be used to increase the resolution of itime. For example, if 50ms integration time are desired, the best value for regular itime would be 15 (=16 periods=49.152 ms). However, but setting itime_unit=2 (LSB=768 μs), one can select 64 (=65 periods=49.9 ms)</p> <p>Warning: selecting an integration time smaller than 3.072 ms will reduce the resolution of the conversion, as the maximum lftdata value is not 1024 (10 bits) anymore, but 512 (9 bits) in case of 1.536 ms integration time, 256 (8 bits) for 768 μs and 128 (7 bits) for 384 μs</p>

**LTF\_CONFIG (Address 0x25)**

**Figure 92:**  
**LTF\_CONFIG Register**

Addr: 0x25		LTF_CONFIG												
Bit	Bit Name	Default	Access	Bit Description										
7	infinite_itime	0	RW	If this is asserted, then integration does not stop. The ITIME setting is ignored. Use with watch the ltfdata counters. (Warning: must be filtered in software to prevent inconsistent upper/lower byte). It's implemented as a count disable on the integration counter, so when resetting bit to 0 again, the itime counter will continue and results can be read afterwards through the regular mechanisms (ltfdata or FIFO) This is intended for very long integration times - as the timing is controlled by software/I <sup>2</sup> C, accuracy fully depends on the system and I <sup>2</sup> C master.										
6	az_disable_auto	0	RW	0: Run autozero on both channels every time FM mode is activated for the first time after ENAB is being asserted. 1: Do not run autozero automatically. Autozero can only be activated manually (AZ_CONTROL)										
5:4	az_mode	0	RW	<p>Autozero mechanism. It is a simple and robust follower circuit that requires as many cycles as offsetvalue minus startvalue. Mode 0 is the safe default mode, mode 1 is used in production test to be sure that the DAC can generate all values. Mode 2 can be used if AZ time is an issue, if one is certain that the AZvalue has not changed much: typically if full AZ has been run, one can assume that offset only changes a little bit from temperature.</p> <table border="1"> <thead> <tr> <th>Settings</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Always start at zero when searching the best offset value, 128+16 cycles</td> </tr> <tr> <td>1</td> <td>Always start at the previous offset with the auto-zero mechanism, 256+16 cycles</td> </tr> <tr> <td>2</td> <td>Always start at the previous offset with the auto-zero mechanism, 16+16 cycles</td> </tr> <tr> <td>3</td> <td>Not used</td> </tr> </tbody> </table>	Settings	Mode	0	Always start at zero when searching the best offset value, 128+16 cycles	1	Always start at the previous offset with the auto-zero mechanism, 256+16 cycles	2	Always start at the previous offset with the auto-zero mechanism, 16+16 cycles	3	Not used
Settings	Mode													
0	Always start at zero when searching the best offset value, 128+16 cycles													
1	Always start at the previous offset with the auto-zero mechanism, 256+16 cycles													
2	Always start at the previous offset with the auto-zero mechanism, 16+16 cycles													
3	Not used													
3	Not used	0	RW	Not used										
2	ltf_prox_mode	0	RW	LTF proximity mode										

Addr: 0x25		LTF_CONFIG		
Bit	Bit Name	Default	Access	Bit Description
1	ltf_fifo_mode	0	RW	<p>Run LTF integrations back to back, the LTF modulator is running continuously (the modulators are not reset between integrations cycles).</p> <p>After each integration, the result gets written to the FIFO. The FIFO is being filled automatically, FIFO threshold interrupt is flagged as configured.</p> <p>The first item read from the FIFO is from channel 0, the next one from channel 1, etc.</p> <p>Note that there is no ltf_done interrupt triggered after each integration. A FIFO threshold of 1 can be used to generate an interrupt for each result. irq_ltf_enab should be kept asserted to avoid missing an ltf_sat interrupt.</p> <p>Do not enable ADC/sequencer FIFO mode and ltf_fifo_mode at the same time, corrupted data would be the result.</p> <p>Make sure to empty the FIFO in time, if the FIFO is full, new data is not being stored in the FIFO. Source of data read from the FIFO after an overflow condition is undefined (can be from channel 0 or channel 1)</p> <p>Stop the procedure by clearing this bit.</p>
0	ltf_enable	0	RW	This bit must be asserted for any LTF function (powers up the LTF clock tree)

**LTF\_SEL (Address 0x26)**

**Figure 93:**  
LTF\_SEL Register

Addr: 0x26		LTF_SEL			
Bit	Bit Name	Default	Access	Bit Description	
7	Do not use	0	RW	Do not use	
6:4	ltf1_sel	2	RW	Select the sensor diode for LTF1	
				<b>Setting</b>	<b>Source</b>
				0	Clear
				1	Not used
				2	IR
				3	Not used

Addr: 0x26		LTF_SEL		
Bit	Bit Name	Default	Access	Bit Description
				4 PD1
				5 PD2
				6 PD3
				7 PD4
3	Not used	0	RW	Not used
				Select the sensor diode for LTF0
				<b>Setting</b> <b>Source</b>
				0 Clear
				1 Clear
2:0	ltf0_sel	0	RW	2 IR
				3 IR
				4 PD1
				5 PD2
				6 PD3
				7 PD4

**LTF\_GAIN (Address 0x27)**

**Figure 94:**  
LTF\_GAIN Register

Addr: 0x27		LTF_GAIN																								
Bit	Bit Name	Default	Access	Bit Description																						
7:6	Do not use	0	RW	Do not use																						
5:4	itime_unit	0	RW	Select the itime unit. See ITIME register description (Figure 91). <table border="1"> <thead> <tr> <th>Setting</th> <th>Behavior</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Normal, time LSB=3.072 ms</td> </tr> <tr> <td>1</td> <td>/2, LSB=1.536 ms</td> </tr> <tr> <td>2</td> <td>/4, time LSB=768 μs</td> </tr> <tr> <td>3</td> <td>/8, time LSB=384 μs</td> </tr> </tbody> </table>	Setting	Behavior	0	Normal, time LSB=3.072 ms	1	/2, LSB=1.536 ms	2	/4, time LSB=768 μs	3	/8, time LSB=384 μs												
Setting	Behavior																									
0	Normal, time LSB=3.072 ms																									
1	/2, LSB=1.536 ms																									
2	/4, time LSB=768 μs																									
3	/8, time LSB=384 μs																									
3:0	ltf_gain	0	RW	Select the gain <table border="1"> <thead> <tr> <th>Setting</th> <th>Gain</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0.25</td> </tr> <tr> <td>1</td> <td>0.5</td> </tr> <tr> <td>2</td> <td>1</td> </tr> <tr> <td>3</td> <td>2</td> </tr> <tr> <td>4</td> <td>4</td> </tr> <tr> <td>5</td> <td>8</td> </tr> <tr> <td>6</td> <td>16</td> </tr> <tr> <td>7</td> <td>24</td> </tr> <tr> <td>8</td> <td>64</td> </tr> <tr> <td>9-15</td> <td>Reserved – do not use</td> </tr> </tbody> </table>	Setting	Gain	0	0.25	1	0.5	2	1	3	2	4	4	5	8	6	16	7	24	8	64	9-15	Reserved – do not use
Setting	Gain																									
0	0.25																									
1	0.5																									
2	1																									
3	2																									
4	4																									
5	8																									
6	16																									
7	24																									
8	64																									
9-15	Reserved – do not use																									

**LTF\_CONTROL (Address 0x28)**

**Figure 95:**  
LTF\_CONTROL Register

Addr: 0x28		LTF_CONTROL		
Bit	Bit Name	Default	Access	Bit Description
7:1	Do not use	0	R_PUSH	Do not use

Addr: 0x28		LTF_CONTROL		
Bit	Bit Name	Default	Access	Bit Description
0	ltf_start	0	R_PUSH	<p>Writing 1 starts the counter, and it will run for the specified time (itime). Afterwards it stops automatically and interrupt is flagged. writing 0 to the counter stops it as well. reading the value returns whether the counter is running.</p> <p>If ltf_fifo_mode is non-zero, then FM conversions are done continuously until a 0 is written to this bit again.</p>

**AZ\_CONTROL (Address 0x29)**

Figure 96:  
AZ\_CONTROL Register

Addr: 0x29		AZ_CONTROL		
Bit	Bit Name	Default	Access	Bit Description
7:2	Do not use	0	RW_SM	Do not use
1	az_enable_1	0	RW_SM	<p>Writing a '1' to this register starts the AZ engine for channel 1. This is usually not necessary, as AZ is executed automatically before the first LTF integration (unless az_disable_auto is set) The bit is cleared to '0' automatically when the AZ has finished. You cannot write a '0' to this register.</p>
0	az_enable_0	0	RW_SM	The same as az_enable_1, but for channel 0.

**OFFSET0 (Address 0x2a)**

Figure 97:  
OFFSET0 Register

Addr: 0x2a		OFFSET0		
Bit	Bit Name	Default	Access	Bit Description
7:0	offset0[7:0]	0	RW_SM	<p>This register holds the value of the offset on the channel 0 OpAmp. It can be overwritten, and it gets overwritten by the auto-zero mechanism. The value is in sign/magnitude encoding. The value is ±127, sign/magnitude</p>

**OFFSET1 (Address 0x2b)**

Figure 98:  
OFFSET1 Register

Addr: 0x2b		OFFSET1		
Bit	Bit Name	Default	Access	Bit Description
7:0	offset0[7:0]	0	RW_SM	This register holds the value of the offset on the channel 1 OpAmp. It can be overwritten, and it gets overwritten by the auto-zero mechanism. The value is in sign/magnitude encoding. The value is $\pm 127$ , sign/magnitude

**LTF\_THRESHOLD\_LOW0 (Address 0x6c)**

Figure 99:  
LTF\_THRESHOLD\_LOW0 Register

Addr: 0x6c		LTF_THRESHOLD_LOW0		
Bit	Bit Name	Default	Access	Bit Description
7:0	ltf_threshold_low[7:0]	00	RW	If LTF returns a value above ltf_threshold_low (not equal), then the ltf_threshold_low interrupt can be triggered

**LTF\_THRESHOLD\_LOW1 (Address 0x6d)**

Figure 100:  
LTF\_THRESHOLD\_LOW1 Register

Addr: 0x6d		LTF_THRESHOLD_LOW1		
Bit	Bit Name	Default	Access	Bit Description
7:0	ltf_threshold_low[15:8]	00	RW	If LTF returns a value above ltf_threshold_low (not equal), then the ltf_threshold_low interrupt can be triggered



**LTF\_THRESHOLD\_HIGH0 (Address 0x6d)**

Figure 101:  
LTF\_THRESHOLD\_HIGH0 Register

Addr: 0x6d		LTF_THRESHOLD_HIGH0		
Bit	Bit Name	Default	Access	Bit Description
7:0	ltf_threshold_high[7:0]	FF	RW	If LTF returns a value below ltf_threshold_high (not equal), then the ltf_threshold_high interrupt can be triggered.

**LTF\_THRESHOLD\_HIGH1 (Address 0x6e)**


Figure 102:  
LTF\_THRESHOLD\_HIGH1 Register

Addr: 0x6e		LTF_THRESHOLD_HIGH1		
Bit	Bit Name	Default	Access	Bit Description
7:0	ltf_threshold_high[15:8]	FF	RW	If LTF returns a value below ltf_threshold_high (not equal), then the ltf_threshold_high interrupt can be triggered.

**7.1.14 Electrical Analog Front End**


The electrical analog front end consists of three identical signal paths with independent settings of bias condition, gain and offset. Four general purpose pins and ECG\_REF can be used either as configurable GPIO pin or as analog input pins for the electrical analog front end. The analog inputs can be configured to setup different amplifier topologies.

Figure 103:  
AFE Schematic



**DAC Switching**

**Figure 104:**  
Electrical Analog Front End DAC Level Switching



If bit `dac_mode` is not zero, the DAC switches its codes between `dac1_value` and `dac2_value` on the beginning of every/every 2<sup>nd</sup>/every 4<sup>th</sup> sequencer cycle where the ADC is converting the electrical frontend channel. ADC conversions of any other channel do not switch the DAC.

**Input Pins**

Four general purpose pins and `ECG_REF` can be used either as configurable GPIO pin or as analog input pins for the electrical analog front end. The analog inputs can be configured to setup different amplifier topologies.

**7.1.15 EAF (Electrical Analog Frontend) Registers**

**EAF\_CFG (Address 0x70)**

**Figure 105:**  
EAF\_CFG Register

Addr: 0x70		AFE_CFG		
Bit	Bit Name	Default	Access	Bit Description
7:4	Do not use	0	RW	Do not use
3	<code>eaf_enab</code>	0	RW	0: EAF bias deactivated 1: EAF bias activated (need to be set for any functions of the EAF are used).

Addr: 0x70		AFE_CFG		
Bit	Bit Name	Default	Access	Bit Description
2	eaf_enab_dac	0	RW	0: DAC inside the EAF OFF 1: DAC inside the EAF ON
1	eaf_enab_dac_buf	0	RW	0: DAC buffer OFF 1: DAC buffer ON
0	eaf_enab_gainstage	0	RW	0: Gain stage in EAF OFF 1: Gain stage in EAF ON

The EAF\_CFG register is used to configure the analog frontend.

### EAF\_GST (Address 0x80)

Figure 106:  
EAF\_GST Register

Addr: 0x80		EAF_GST		
Bit	Bit Name	Default	Access	Bit Description
				Gain stage input selection
				<b>Setting</b> <b>Meaning</b>
				0      Not connected
7:5	gpio_gst_in	0	RW	1      GPIO0
				2      GPIO1
				3      GPIO2
				4      GPIO3
				5      ECG_REF
				<b>Setting</b> <b>Meaning</b>
4:3	gst_ref	0	RW	0      AGND
				1      DAC buffer
				2      SIGREF
				3      Reserved
				Gain stage gain
				<b>Setting</b> <b>Meaning</b>
2:0	gst_gain	0	RW	0      1
				1      2

Addr: 0x80		EAF_GST		
Bit	Bit Name	Default	Access	Bit Description
				2
				4
				3
				8
				4
				16
				5
				32
				6
				64
				7
				Reserved

The EAF register is used to configure the electrical frontend

**EAF\_BIAS (Address 0x81)**

Figure 107:  
EAF\_BIAS Register

Addr: 0x81		EAF_BIAS		
Bit	Bit Name	Default	Access	Bit Description
				Resistive biasing
				<b>Setting</b> <b>Meaning</b>
				0    No resistive biasing
7:5	gpio_r_bias	0	RW	1    Resistive biasing on GPIO0
				2    Resistive biasing on GPIO1
				3    Resistive biasing on GPIO2
				4    Resistive biasing on GPIO3
				5    Resistive biasing on ECG_REF
4:0	Not used	0	RW	Do not use

**EAF\_DAC (Address 0x82)**

Figure 108:  
EAF\_DAC Register

Addr: 0x82		EAF_CFG		
Bit	Bit Name	Default	Access	Bit Description
7:5	Do not use	0	RW	Do not use

Addr: 0x82		EAF_CFG																
Bit	Bit Name	Default	Access	Bit Description														
4	sigref_on_dac_buf	0	RW	If asserted, connect SIGREF to DAC buffer.														
3	measure_dac	0	RW	If this bit is asserted, the DAC output is connected to the gain stage input (independent of gpio_gst_in selection, therefore the DAC output is measurable on the GPIO pin)														
DAC on GPIO																		
				<table border="1"> <thead> <tr> <th>Setting</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>No DAC biasing</td> </tr> <tr> <td>1</td> <td>DAC on GPIO0</td> </tr> <tr> <td>2</td> <td>DAC on GPIO1</td> </tr> <tr> <td>3</td> <td>DAC on GPIO2</td> </tr> <tr> <td>4</td> <td>DAC on GPIO3</td> </tr> <tr> <td>5</td> <td>DAC on ECG_REF</td> </tr> </tbody> </table>	Setting	Meaning	0	No DAC biasing	1	DAC on GPIO0	2	DAC on GPIO1	3	DAC on GPIO2	4	DAC on GPIO3	5	DAC on ECG_REF
Setting	Meaning																	
0	No DAC biasing																	
1	DAC on GPIO0																	
2	DAC on GPIO1																	
3	DAC on GPIO2																	
4	DAC on GPIO3																	
5	DAC on ECG_REF																	
2:0	gpio_dac	0	RW															

**EAF\_DAC1\_L (Address 0x83)**

Figure 109:  
EAF\_DAC1\_L Register

Addr: 0x83		EAF_DAC1_L		
Bit	Bit Name	Default	Access	Bit Description
7:6	dac1_value[1:0]	0	RW	DAC value 1 (2LSB)
5:0	Not used	0	RW	Not used

The EAF\_DAC1/2\_L/H registers is used to configure the dac value. See bit dac\_mode for selection of dac register 1 or 2

**EAF\_DAC1\_H (Address 0x84)**

Figure 110:  
EAF\_DAC1\_H Register

Addr: 0x84		EAF_DAC1_H		
Bit	Bit Name	Default	Access	Bit Description
7:0	dac1_value[9:2]	0	RW	DAC value 1 (upper 8 bits) 10-bit value: 0x000: 0 V 0x3FF: 1.9 V

**EAF\_DAC2\_L (Address 0x85)**

Figure 111:  
EAF\_DAC2\_L Register

Addr: 0x85		EAF_DAC2_L		
Bit	Bit Name	Default	Access	Bit Description
7:6	dac2_value[1:0]	0	RW	DAC value 2 (2LSB)
5:0	Not used	0	RW	Not used

**EAF\_DAC2\_H (Address 0x86)**

Figure 112:  
EAF\_DAC2\_H Register

Addr: 0x86		EAF_DAC2_H		
Bit	Bit Name	Default	Access	Bit Description
7:0	dac2_value[9:2]	0	RW	DAC value 1 (upper 8 bits) 10-bit value: 0x000: 0 V 0x3FF: 1.9 V


**EAF\_DAC\_CFG (Address 0x87)**

**Figure 113:**  
EAF\_DAC\_CFG Register

Addr: 0x85		EAF_DAC_CFG												
Bit	Bit Name	Default	Access	Bit Description										
7:2	Not used	0	RW	Not used										
1:0	dac_mode	0	RW	<p>DAC mode The EAF has a DAC that can be switched out on GPIOs.</p> <p>dac_mode 0 uses statically dac1_value, the other modes switch dynamically between the two values.</p> <p>The system switches from one value to the next always at the beginning of a sequence in which the ADC will sample the AFE channel.</p> <table border="1"> <thead> <tr> <th>Setting</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1-1-1-1-1-1-1-1-1-1-</td> </tr> <tr> <td>1</td> <td>1-2-1-2-1-2-1-2-1-2-1-</td> </tr> <tr> <td>2</td> <td>1-1-2-2-1-1-2-2-1-1-2-</td> </tr> <tr> <td>3</td> <td>1-1-1-1-2-2-2-2-2-1-1-1-</td> </tr> </tbody> </table>	Setting	Meaning	0	1-1-1-1-1-1-1-1-1-1-	1	1-2-1-2-1-2-1-2-1-2-1-	2	1-1-2-2-1-1-2-2-1-1-2-	3	1-1-1-1-2-2-2-2-2-1-1-1-
Setting	Meaning													
0	1-1-1-1-1-1-1-1-1-1-													
1	1-2-1-2-1-2-1-2-1-2-1-													
2	1-1-2-2-1-1-2-2-1-1-2-													
3	1-1-1-1-2-2-2-2-2-1-1-1-													


**Possible Configurations of Every Amplifier Stage**

**Figure 114:**  
Non Inverting Amplifier with Offset and Input Voltage Divider (Temperature Sensor)







**Figure 115:**  
Non Inverting Amplifier with Current Source and Offset (Temperature Sensor)




**Figure 116:**  
Non Inverting Amplifier with Current Source and Reference Path (Temperature Sensor)




**Figure 117:**  
Non Inverting Amplifier High Impedance, GND Referenced



**Figure 118:**  
Non Inverting Amplifier with DC-Blocking, Referenced to  $V_{\text{ADCRef}}/2$




**Figure 119:**  
Non Inverting Amplifier with DC-Blocking and Fast Settling Time, Referenced to  $\text{ADCRef} / 2$



### 7.1.16 ECG Amplifier


The ECG (electro cardiogram) amplifier is a high impedance, low noise instrumentation amplifier with analog circuitry to band pass filter the signal. Gain is distributed between 3 gain stages. The gain in the first stage determines the tradeoff between achievable noise level and achievable input offset voltage. An optional 50/60 Hz notch filter can be enabled to attenuate unwanted noise from mains coupling.

Figure 120:  
ECG Amplifier Circuitry



**ECG Lead OFF Detection**

**Figure 121:**  
**ECG Lead OFF Detection**



The ECG lead OFF detection can be used for detection if the user actually touches the leads. It is a circuitry to measure the capacitor and/or resistance between the two lead inputs ECG\_INP and ECG\_INN.

### 7.1.17 ECG Registers

#### ECG\_CFGA (Address 0x5b)

Figure 122:  
ECG\_CFGA Register

Addr: 0x5b		ECG_MODE		
Bit	Bit Name	Default	Access	Bit Description
7	ecg_notch_sel60	0	RW	0: Fc=50 Hz 1: Fc=60 Hz
6:4	ecg_hp_mode	0	RW	0: Differential A-B
				Gain INA2
				<b>Setting</b>
				<b>Gain Factor</b>
3:2	ecg_gain_g2	2	RW	0
				1
				2
				3
				Gain INA1
				<b>Setting</b>
				<b>Gain Factor</b>
1:0	ecg_gain_g1	2	RW	0
				1
				2
				3

#### ECG\_CFGA (Address 0x5c)

Figure 123:  
ECG\_CFGA Register

Addr: 0x5c		ECG_CFGA		
Bit	Bit Name	Default	Access	Bit Description
7	ecg_en	0	RW	Enable ECG instrumentation amplifier
6	ecg_clk_off	0	RW	0: All ECG clocks enable 1: All ECG clocks disable
5	ecg_gain_byp	0	RW	0: Gain stage is used

Addr: 0x5c		ECG_CFGA		
Bit	Bit Name	Default	Access	Bit Description
				1: Gain stage is ECGREF
4	ecg_lp_byp	0	RW	0: LP stage is used 1: LP stage is bypassed
3	ecg_notch_byp	1	RW	0: Notch stage is used 1: Notch stage is bypassed
2	ecg_diff_byp	0	RW	0: Diffamp stage is used 1: Diffamp stage is bypassed
1:0	ecg_hp_byp	0	RW	00: HP filter is used 01: Not used 10: Not used 11: HP filter is bypassed

#### ECG\_CFGB (Address 0x5d)

Figure 124:  
ECG\_CFGB Register

Addr: 0x5d		ECG_CFGB																	
Bit	Bit Name	Default	Access	Bit Description															
7	ecg_fast_startup	0	RW	ECG fast startup															
				ECG low pass cut of frequency															
				<table border="1"> <thead> <tr> <th>Setting</th> <th>Pulse Frequency</th> <th>Cutoff Frequency</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>31.25 kHz</td> <td>40 Hz</td> </tr> <tr> <td>1</td> <td>62.5 kHz</td> <td>80 Hz</td> </tr> <tr> <td>2</td> <td>125 kHz</td> <td>160 Hz</td> </tr> <tr> <td>3</td> <td>250 kHz</td> <td>320 Hz</td> </tr> </tbody> </table>	Setting	Pulse Frequency	Cutoff Frequency	0	31.25 kHz	40 Hz	1	62.5 kHz	80 Hz	2	125 kHz	160 Hz	3	250 kHz	320 Hz
Setting	Pulse Frequency	Cutoff Frequency																	
0	31.25 kHz	40 Hz																	
1	62.5 kHz	80 Hz																	
2	125 kHz	160 Hz																	
3	250 kHz	320 Hz																	
6:5	ecg_lp_freq	0	RW																
				ECG high pass filter cutoff frequency															
				<table border="1"> <thead> <tr> <th>Setting</th> <th>Filter Frequency</th> <th>Cutoff Frequency</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>122 Hz</td> <td>0.33 Hz</td> </tr> <tr> <td>1</td> <td>488 Hz</td> <td>1.32 Hz</td> </tr> <tr> <td>2</td> <td>1935 Hz</td> <td>5.28 Hz</td> </tr> <tr> <td>3</td> <td>3906 Hz</td> <td>10.56 Hz</td> </tr> </tbody> </table>	Setting	Filter Frequency	Cutoff Frequency	0	122 Hz	0.33 Hz	1	488 Hz	1.32 Hz	2	1935 Hz	5.28 Hz	3	3906 Hz	10.56 Hz
Setting	Filter Frequency	Cutoff Frequency																	
0	122 Hz	0.33 Hz																	
1	488 Hz	1.32 Hz																	
2	1935 Hz	5.28 Hz																	
3	3906 Hz	10.56 Hz																	
4:3	ecg_hp_freq	0	RW																

Addr: 0x5d		ECG_CFGB																				
Bit	Bit Name	Default	Access	Bit Description																		
Gain																						
<table border="1"> <thead> <tr> <th>Setting</th> <th>Gain</th> </tr> </thead> <tbody> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>2</td></tr> <tr><td>2</td><td>4</td></tr> <tr><td>3</td><td>8</td></tr> <tr><td>4</td><td>16</td></tr> <tr><td>5</td><td>32</td></tr> <tr><td>6</td><td>64</td></tr> <tr><td>7</td><td>128</td></tr> </tbody> </table>					Setting	Gain	0	1	1	2	2	4	3	8	4	16	5	32	6	64	7	128
Setting	Gain																					
0	1																					
1	2																					
2	4																					
3	8																					
4	16																					
5	32																					
6	64																					
7	128																					
2:0	ecg_gain_g	0	RW																			

**ECG\_CFGC (Address 0x5e)**

Figure 125:  
ECG\_CFGC Register

Addr: 0x5e		ECG_CFGC		
Bit	Bit Name	Default	Access	Bit Description
7:2	Not used	0	RW	Do not use
1	ecg_low_leakage_en	0	RW	Enable ECG leakage compensation
0	ecg_ref_en	0	RW	ECG reference feedback amplifier enable

**ECG\_CFGD (Address 0x5f)**

Figure 126:  
ECG\_CFGD Register

Addr: 0x5f		ECG_CFGD		
Bit	Bit Name	Default	Access	Bit Description
7:5	Not used	0	RW	Do not use

Addr: 0x5f		ECG_CFGD												
Bit	Bit Name	Default	Access	Bit Description										
4	ecg_leadsdet_sync_adc	0	RW	ECG Leads Detection Automatic Update. If this is asserted, then ecg_leadsdet_pol is inverted automatically at the start of a sequence (at count=2) if in this sequence the ADC will convert the ECGi channel.										
3	ecg_leadsdet_pol	0	RW	ECG Leads Detection Polarity. Can be written to manually if ecg_leadsdet_sync_adc is clear, otherwise it is automatically toggled.										
ECG Leads Detection Current														
				<table border="1"> <thead> <tr> <th>Setting</th> <th>Current</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>20 nA</td> </tr> <tr> <td>1</td> <td>100 nA</td> </tr> <tr> <td>2</td> <td>500 nA</td> </tr> <tr> <td>3</td> <td>1 <math>\mu</math>A</td> </tr> </tbody> </table>	Setting	Current	0	20 nA	1	100 nA	2	500 nA	3	1 $\mu$ A
Setting	Current													
0	20 nA													
1	100 nA													
2	500 nA													
3	1 $\mu$ A													
2:1	ecg_leadsdet_curr	0	RW											
0	ecg_leadsdet_en	0	RW	ECG Leads Detection Enable										

**ECG\_THRESHOLD\_LOW (Address 0x6a)**

Figure 127:  
ECG\_THRESHOLD\_LOW Register

Addr: 0x6a		ECG_THRESHOLD_LOW		
Bit	Bit Name	Default	Access	Bit Description
7:0	ecg_threshold_low	0	RW	If the ADC returns an ECG value below agc_threshold_low (not equal) at ecg_leadsdet_pol=0, then the lead_off interrupt can be triggered.



**ECG\_THRESHOLD\_HIGH (Address 0x6b)**

Figure 128:  
ECG\_THRESHOLD\_HIGH Register


Addr: 0x6b		ECG_THRESHOLD_HIGH		
Bit	Bit Name	Default	Access	Bit Description
7:0	ecg_threshold_high	FF	RW	If the ADC returns an ECG value above agc_threshold_high (not equal) at ecg_leadsdet_pol=1, then the lead_off interrupt can be triggered

**7.1.18 ADC and FIFO**

The ADC is a 14-bit successive-approximation register (SAR) type. It supports 14-bit with conversion time up to 50 ksp/s.

The ADC is started by the sequencer and its timing or in manual mode (man\_mode=1) by setting seq\_start=1 (seq\_start stays '1' as long as the conversion runs). The AS7038GB can be configured to trigger an interrupt upon end of conversion.

**Figure 129:**  
**ADC Internal Circuit and Multiplexer**



For best accuracy, the ADC can be optionally calibrated.



**Information**

If GPIO2 or GPIO3 is used as ADC input, there is no anti-aliasing filter in front of the ADC (needs to be added externally).

**7.1.19 ADC Threshold**

At the output of the ADC converter a digital threshold can be enabled. If the output of the ADC exceeds the threshold `adc_threshold`, it triggers an interrupt. This mechanism can be used to identify if an object is in proximity of the sensor and then to interrupt the host. In cases where no object is detected, the host can be sleeping therefore reducing power consumption of the system.

## 7.1.20 ADC Registers

### ADC\_THRESHOLD (Address 0x68)

Figure 130:  
ADC\_THRESHOLD Register

Addr: 0x68		ADC_THRESHOLD		
Bit	Bit Name	Default	Access	Bit Description
7:0	adc_threshold	0xff	RW	If the ADC returns a value above adc_threshold (not equal), then the adc_threshold interrupt can be triggered. Note that when only the upper 8 bits are compared, the lower 6 bits are ignored. A value of 0xff can therefore never trigger the interrupt

### ADC\_THRESHOLD\_CFG (Address 0x69)

Figure 131:  
ADC\_THRESHOLD\_CFG Register

Addr: 0x69		ADC_THRESHOLD_CFG		
Bit	Bit Name	Default	Access	Bit Description
7:2	Not used	0	RW	Not used
1	adc_thresh_differential	0	RW	If adc_thresh_tia only is asserted and any of seq_adc[23]tia is non-zero, meaning that there are two or three ADC TIA measurements in one sequencer period, then the second is subtracted from the first, and the <i>difference</i> is being compared to the adc_threshold.
0	adc_thresh_tiaonly	0	RW	Normally, the adc_threshold works regardless of the adc channel. If this bit is set, then the threshold is only checked if the adc channel is TIA

**ADC\_CFGA (Address 0x88)**

**Figure 132:**  
**ADC\_CFGA Register**

Addr: 0x88		ADC_CFGA																				
Bit	Bit Name	Default	Access	Bit Description																		
7:4	Not used	0	RW	Not used																		
		0	RW	Defines number of samples that are taken in multimode (adc_multimode =1)																		
				<table border="1"> <thead> <tr> <th>Setting</th> <th>Number of Samples per ADC Conversion Command</th> </tr> </thead> <tbody> <tr><td>0</td><td>2</td></tr> <tr><td>1</td><td>4</td></tr> <tr><td>2</td><td>8</td></tr> <tr><td>3</td><td>16</td></tr> <tr><td>4</td><td>32</td></tr> <tr><td>5</td><td>48</td></tr> <tr><td>6</td><td>64</td></tr> <tr><td>7</td><td>96</td></tr> </tbody> </table>	Setting	Number of Samples per ADC Conversion Command	0	2	1	4	2	8	3	16	4	32	5	48	6	64	7	96
Setting	Number of Samples per ADC Conversion Command																					
0	2																					
1	4																					
2	8																					
3	16																					
4	32																					
5	48																					
6	64																					
7	96																					
3:1	adc_multi_n																					
0	adc_multimode	0	RW	0: If ADC is started one sample is measured 1: If ADC is started multiple samples are stored in sequence in the FIFO. The number of samples is defined with "adc_multi_n".																		



**Information**

If the ADC is triggered with the sequencer, the very first ADC conversion after seq\_en=1 stores the number of samples according to above table. All subsequent samples use one sample less (e.g. 7 instead of 8).

**ADC\_CFGB (Address 0x89)**

**Figure 133:**  
**ADC\_CFGB Register**

Addr: 0x89		ADC_CFGB																																						
Bit	Bit Name	Default	Access	Bit Description																																				
7:6	Not Used	0	RW	Not used																																				
ADC clock divider: The ADC clock is freely configurable																																								
<table border="1"> <thead> <tr> <th>Setting</th> <th>Periods</th> <th>µs</th> <th>kHz</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>2</td> <td>1</td> <td>1000</td> </tr> <tr> <td>1</td> <td>4</td> <td>2</td> <td>500</td> </tr> <tr> <td>2</td> <td>6</td> <td>3</td> <td>333</td> </tr> <tr> <td>3</td> <td>8</td> <td>4</td> <td>250</td> </tr> <tr> <td>4</td> <td>10</td> <td>5</td> <td>200</td> </tr> <tr> <td>5</td> <td>12</td> <td>6</td> <td>167</td> </tr> <tr> <td>6</td> <td>14</td> <td>7</td> <td>143</td> </tr> <tr> <td>7</td> <td>16</td> <td>8</td> <td>125</td> </tr> </tbody> </table>					Setting	Periods	µs	kHz	0	2	1	1000	1	4	2	500	2	6	3	333	3	8	4	250	4	10	5	200	5	12	6	167	6	14	7	143	7	16	8	125
Setting	Periods	µs	kHz																																					
0	2	1	1000																																					
1	4	2	500																																					
2	6	3	333																																					
3	8	4	250																																					
4	10	5	200																																					
5	12	6	167																																					
6	14	7	143																																					
7	16	8	125																																					
5:3	adc_clock	0	RW																																					
2	adc_calibration	0	RW	To activate the optional self calibration, this bit must be asserted, and an ADC “conversion” has to be started in manual mode (man_mode=1) by asserting seq_start.																																				
1	ulp	0	RW	Ultra low power bit for the sequencer. If this bit is set and sd_subs>0, it disables the LED pulses and powers off the TIA in all sequences but the one where the TIA is sampled.																																				
0	adc_en	0	RW	0: Reset ADC 1: Enable ADC Warning: In reset state the ADC clears its calibration data. Re-calibration is necessary next time it is enabled again.																																				

**ADC\_CFGC (Address 0x8a)**

**Figure 134:**  
**ADC\_CFGC Register**

Addr: 0x8a		ADC_CFGC		
Bit	Bit Name	Default	Access	Bit Description
7:5	Not Used	0	RW	Not used

Addr: 0x8a		ADC_CFGC																																							
Bit	Bit Name	Default	Access	Bit Description																																					
4	adc_selfpd	0	RW	1: Power down the ADC when not converting; use this to conserve power, but set adc_settling_time to minimum 64us to permit settling of the ADC reference buffer. 0: Always enable ADC																																					
3	adc_discharge	0	RW	0: Suppress ADC capacitor discharging – use with caution 1: Discharge ADC capacitor before tracking If asserted, the capacitor is discharged before the tracking phase. If zero, the discharge phase is suppressed and the tracking phase is started one cycle earlier																																					
2:0	adc_settling_time	0	RW	<p>ADC settling time: Use with synchronous demodulator. It defines the number of ADC clock cycles the sampling window is kept open additionally. If the gain stage in the optical frontend is used (gain_byp=0), set this to minimum 8 <math>\mu</math>s. If adc_selfpd=1, set this to minimum 64 <math>\mu</math>s.</p> <table border="1"> <thead> <tr> <th>Setting</th> <th>Periods</th> <th><math>\mu</math>s (@500 kHz)</th> <th><math>\mu</math>s (@250 kHz)</th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>4</td><td>8</td><td>16</td></tr> <tr><td>2</td><td>8</td><td>16</td><td>32</td></tr> <tr><td>3</td><td>16</td><td>32</td><td>64</td></tr> <tr><td>4</td><td>32</td><td>64</td><td>128</td></tr> <tr><td>5</td><td>64</td><td>128</td><td>256</td></tr> <tr><td>6</td><td>128</td><td>256</td><td>512</td></tr> <tr><td>7</td><td>256</td><td>512</td><td>1 ms</td></tr> </tbody> </table>		Setting	Periods	$\mu$ s (@500 kHz)	$\mu$ s (@250 kHz)	0	0	0	0	1	4	8	16	2	8	16	32	3	16	32	64	4	32	64	128	5	64	128	256	6	128	256	512	7	256	512	1 ms
Setting	Periods	$\mu$ s (@500 kHz)	$\mu$ s (@250 kHz)																																						
0	0	0	0																																						
1	4	8	16																																						
2	8	16	32																																						
3	16	32	64																																						
4	32	64	128																																						
5	64	128	256																																						
6	128	256	512																																						
7	256	512	1 ms																																						

**ADC\_CHANNEL\_MASK\_L (Address 0x8b)**

Figure 135:  
ADC\_CHANNEL\_MASK\_L Register

Addr: 0x8b		ADC_CHANNEL_MASK_L			
Bit	Bit Name	Default	Access	Bit Description	
7	adc_channel_mask_pregain	0	RW	Pregain channel selection	
6	adc_channel_mask_afe	0	RW	Electrical front end	

Addr: 0x8b		ADC_CHANNEL_MASK_L		
Bit	Bit Name	Default	Access	Bit Description
5	adc_channel_mask_temp	0	RW	Temperature measurement
4	adc_channel_mask_sd2	0	RW	Synchronous modulator 2 output just before the gain stage
3	adc_channel_mask_ofe2	0	RW	Synchronous modulator 2 output after the gain stage
2	adc_channel_mask_sd1	0	RW	Synchronous modulator 1 output just before the gain stage
1	adc_channel_mask_ofe1	0	RW	Synchronous modulator 1 output after the gain stage
0	adc_channel_mask_tia	0	RW	Trans-Impedance amplifier output

The adc channel is chosen automatically from the bits within the adc\_channel\_mask\_\* set. It starts from right and finishes left (LSB->MSB) and wraps back from the most significant asserted bit to the least significant of the asserted bits. After every ADC conversion it switches to the next enabled channel, (except around the adc2tia/adc3tia cases). See register description FIFOH and FIFOL for encoding of the first channel in the data stream.

This applies to both, manual mode and sequencer mode. In sequencer mode, it starts with the smallest channel when the sequencer is being started. In manual mode, the adc\_sel is reset with every write to either ADC\_CHANNEL\_MASK\_L or ADC\_CHANNEL\_MASK\_H.

**ADC\_CHANNEL\_MASK\_H (Address 0x8c)**

**Figure 136:**  
**ADC\_CHANNEL\_MASK\_H Register**

Addr: 0x8c		ADC_CHANNEL_MASK_H		
Bit	Bit Name	Default	Access	Bit Description
7:4	Not used	0	RW	Not used
3	adc_channel_mask_gpio2	0	RW	GPIO2 input – set gpio2_a=1 and Write 0x47 to register 0xC6 Write 0x0C to register 0xC2 Write 0x0C to register 0xC3
2	adc_channel_mask_gpio3	0	RW	GPIO3 input – set gpio3_a=1 and Write 0x47 to register 0xC6 Write 0x0C to register 0xC2 Write 0x0C to register 0xC3
1	adc_channel_mask_ecgi	0	RW	ECG amplifier input – use for leads off detection

Addr: 0x8c		ADC_CHANNEL_MASK_H			
Bit	Bit Name	Default	Access	Bit Description	
0	adc_channel_mask_ecgo	0	RW	ECG amplifier output – amplified ECG signal	

**ADC\_DATA\_L (Address 0x8e)**

Figure 137:  
ADC\_DATA\_L Register

Addr: 0x8e		ADC_DATA_L			
Bit	Bit Name	Default	Access	Bit Description	
7:0	adc_data[7:0]	0	RO	Current ADC output: Low byte	

The ADC\_DATA register shows the current raw output of the ADC.

**ADC\_DATA\_H (Address 0x8f)**

Figure 138:  
ADC\_DATA\_H Register

Addr: 0x8f		ADC_DATA_H			
Bit	Bit Name	Default	Access	Bit Description	
7:6	Not used	0	RO	Not used	
5:0	adc_data[13:8]	0	RO	Current ADC output: high byte warning: there is no latch mechanism implemented to guarantee consistency if the ADC is possibly running when reading this register, then the data can be corrupted - use the FIFO to guarantee data consistency	



### 7.1.21 FIFO Register

#### FIFO\_CFG (Address 0x78)

Figure 139:  
FIFO\_CFG Register

Addr: 0x78		FIFO_CFG		
Bit	Bit Name	Default	Access	Bit Description
7	Not used	0	RW	Not used
6:0	fifo_threshold	0	RW	FIFO threshold. The fifo_threshold interrupt is flagged if there are more than this many entries in the FIFO. 0: Interrupt with 1 (16-bit) entry in FIFO 127: Interrupt when FIFO is full but one

#### FIFO\_CNTRL (Address 0x79)

Figure 140:  
FIFO\_CNTRL Register

Addr: 0x79		FIFO_CNTRL		
Bit	Bit Name	Default	Access	Bit Description
7:1	Not used	0	RW	Not used
0	fifo_clear	0	PUSH1	Write a 1 here to clear the FIFO. Can be useful when switching from one sequencer mode to another to make sure that there are no old FIFO entries left

**FIFOSTATUS (Address 0xa4)**

**Figure 141:**  
FIFOSTATUS Register

Addr: 0xa4		FIFOSTATUS		
Bit	Bit Name	Default	Access	Bit Description
7:1	Not used	0	RO	Not used
0	fifo overflow	0	RO	FIFO overflow indicator

**FIFOLEVEL (Address 0xa6)**

**Figure 142:**  
FIFOLEVEL Register

Addr: 0xa6		FIFOLEVEL		
Bit	Bit Name	Default	Access	Bit Description
7:0	FifoLevel	0	RO	FIFO fill level (0..128)

**FIFOL (Address 0xfe)**

**Figure 143:**  
FIFOL Register

Addr: 0xfe		FIFOL		
Bit	Bit Name	Default	Access	Bit Description
7:0	fifol	0	PUSHPOP	Low byte of FIFO

FIFOL can be read out with single reads (2 consecutive I<sup>2</sup>C addresses have to be read to get one FIFO entry) or with block-read (up to 2 x fifo\_depth values can be read in a single block-read)

Upon reading of FIFOH, it automatically advances the internal read pointer and decreases FIFO level. If reading beyond end of FIFO, data will return 00h. There is no underrun flag, this is not an error condition.

Use **ams** SDK functions to read from the FIFO register to keep the reading in synchronization with the ADC channel selection. If synchronization is no concern use [fifoh[7:0] : fifol[7:2]] as ADC result as the ADC data is multiplied by x4 before it is pushed in to the FIFO. FIFOL[0] is used as an ADC first channel indication. The first channel indication bit toggles upon every new entry unless the first ADC

channel is transmitted. Then toggling can be stopped for up to 5 FIFO entries and the very first stopping indicates the first ADC channel. To allow encoding of any number of ADC channels, the first ADC channel encoding is dropped from time to time.

**FIFOH (Address 0xff)**

**Figure 144:**  
FIFOH Register

Addr: 0xff		FIFOH		
Bit	Bit Name	Default	Access	Bit Description
7:0	fifoh	0	PUSHPOP	High byte of FIFO

See Interrupts for the actual FIFO interrupt.


**7.1.22 Digital Interface**

After setting the pin ENABLE=1 the AS7038GB registers can be accessed by the I<sup>2</sup>C interface. Before enabling any additional function (current source, TIA, ADC...) set the bit ldo\_en=1 to set the internal LDO to normal mode.

For operating the ADC or the sequencer enable the oscillator by setting osc\_en=1

**GPIO Pins**

**Figure 145:**  
GPIO Pin Diagram



## Interrupts

An interrupt output pin INT can be used to interrupt the host. Following interrupt sources are possible:

**irq\_adc:** End of ADC conversion

**irq\_sequencer:** End of sequencer sequence reached.

**irq\_ltf:** A light-to-frequency conversion is finished.

**irq\_adc\_threshold:** ADC threshold triggered – see ADC Threshold.

**irq\_fifothreshold:** FIFO almost full (as defined in bit `fifo_threshold`)

**irq\_fifooverflow:** FIFO overflow (error condition, data is lost)

**irq\_clipdetect:** TIA output and/or SD output exceeded threshold– see details in CLIPSTATUS

**irq\_led\_supply\_low:** led supply low comparator triggered – see details in LEDSTATUS

Depending on the setting in register INTENAB each of the above interrupt source can assert INT output pin (active low).

---

## 7.2 I<sup>2</sup>C

The AS7038GB includes an I<sup>2</sup>C slave using an I<sup>2</sup>C address of 0x30 (7-bit format; R/W bit has to be added) respectively 60 h (8-bit format for writing) and 61 h (8-bit format for reading). It expects external pull-up resistors.

### 7.2.1 I<sup>2</sup>C Serial Interface

#### I<sup>2</sup>C Feature List

- Fast mode (400 kHz) and standard mode (100 kHz) support
- 7+1-bit addressing mode
- Write formats: Single-Byte-Write, Page-Write
- Read formats: Current-Address-Read, Random-Read, Sequential-Read
- SDA input delay and SCL spike filtering by integrated RC-components

**I<sup>2</sup>C Protocol**

**Figure 146:**  
**I<sup>2</sup>C Symbol Definition**


Symbol	Definition	RW	Note
S	Start condition after stop	R	1-bit
Sr	Repeated start	R	1-bit
DW	Device address for write	R	0110 0000b (60 h)
DR	Device address for read	R	0110 0001b (61 h)
WA	Word address	R	8-bit
A	Acknowledge	W	1-bit
N	No Acknowledge	R	1-bit
reg_data	Register data/write	R	8-bit
data (n)	Register data/read	W	8-bit
P	Stop condition	R	1-bit
WA++	Increment word address internally	R	During acknowledge

**I<sup>2</sup>C Symbol Definition:** Shows the symbols used in the following mode descriptions.

**I<sup>2</sup>C Write Access**


Byte Write and Page Write formats are used to write data to the slave

**Figure 147:**  
**I<sup>2</sup>C Byte Write**



**I<sup>2</sup>C Byte Write:** Shows the format of an I<sup>2</sup>C byte write access

**Figure 148:**  
**I<sup>2</sup>C Page Write**




**I<sup>2</sup>C Page Write:** Shows the format of an I<sup>2</sup>C page write access

The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the 1<sup>st</sup> register byte transmitted from the slave. In Read mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.

**Figure 149:**  
**I<sup>2</sup>C Random Read**




**I<sup>2</sup>C Random Read:** Shows the format of an I<sup>2</sup>C random read access

Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.

In order to change the data direction a repeated START condition is issued on the 1<sup>st</sup> SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.


**Figure 150:**  
**I<sup>2</sup>C Sequential Read**



**I<sup>2</sup>C Sequential Read:** Shows the format of an I<sup>2</sup>C sequential read access

Sequential Read is the extended form of Random Read, as more than one register-data bytes are transferred subsequently. In difference to the Random Read, for a sequential read the transferred register-data bytes are responded by an acknowledge from the master. The number of data bytes transferred in one sequence is unlimited (consider the behavior of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

**Figure 151:**  
**I<sup>2</sup>C Current Address Read**



**I<sup>2</sup>C Current Address Read:** Shows the format of an I<sup>2</sup>C current address read access.

To keep the access time as small as possible, this format allows a read access without the word address transfer in advance to the data transfer. The bus is idle and the master issues a START condition followed by the Device-Read address. Analogous to Random Read, a single byte transfer is terminated with a not-acknowledge after the 1<sup>st</sup> register byte. Analogous to Sequential Read an unlimited number of data bytes can be transferred, where the data bytes has to be responded with an acknowledge from the master. For termination of the transmission the master sends a not-acknowledge following the last data byte and a subsequent STOP condition.

**CONTROL (Address 0x00)**

**Figure 152:**  
**CONTROL Register**

Addr: 0x00		CONTROL		
Bit	Bit Name	Default	Access	Bit Description
7:5	Not used	0	RW	Not used
4	hs_en	0	RW	Enable I <sup>2</sup> C high speed
3	Not used	0	RW	Not used
2	clk_def	0	RW	Set the internal system frequency Programming is only possible if oscillator is disabled 0:2 MHz. 1:1 MHz

Addr: 0x00		CONTROL		
Bit	Bit Name	Default	Access	Bit Description
1	osc_en	0	RW	Enable the oscillator. The oscillator must be enabled for any analog block (ADC, sequencer, optical frontend, sequencer); not mandatory for current sinks or ECG amplifier
0	ldo_en	0	RW	If the EN input is not asserted, the chip is in reset. If asserted, I <sup>2</sup> C transactions are possible. Upon assertion of ldo_en, the reference and the LDO are enabled. The LDO must be enabled for anything but plain I <sup>2</sup> C register read/write

**GPIO\_A (Address 0x08)**

**Figure 153:**  
GPIO\_A Register

Addr: 0x08		GPIO_A		
Bit	Bit Name	Default	Access	Bit Description
7:4	Not used	0	RW	Not used
3	gpio3_a	0	RW	1=Put GPIO3 in analog mode; set this bit when used for an analog function e.g. the electrical frontend. If set execute following I <sup>2</sup> C commands (otherwise an internal pulldown will be enabled) in this sequence: Write 0x47 to register 0xC6 Write 0x0C to register 0xC2 Write 0x0C to register 0xC3
2	gpio2_a	0	RW	1=Put GPIO2 in analog mode If set execute following I <sup>2</sup> C commands (otherwise an internal pulldown will be enabled) in this sequence: Write 0x47 to register 0xC6 Write 0x0C to register 0xC2 Write 0x0C to register 0xC3
1	gpio1_a	0	RW	1=Put GPIO1 in analog mode
0	gpio0_a	0	RW	1=Put GPIO0 in analog mode



**GPIO\_E (Address 0x09)**

**Figure 154:**  
GPIO\_E Register

Addr: 0x09		GPIO_E			
Bit	Bit Name	Default	Access	Bit Description	
7:4	Not used	0	RW	Not used	
3	gpio3_e	0	RW	GPIO3 output enabled if set	
2	gpio2_e	0	RW	GPIO2 output enabled if set	
1	gpio1_e	0	RW	GPIO1 output enabled if set	
0	gpio0_e	0	RW	GPIO0 output enabled if set	

**GPIO\_O (Address 0x0a)**

**Figure 155:**  
GPIO\_O Register

Addr: 0x0a		GPIO_O			
Bit	Bit Name	Default	Access	Bit Description	
7:4	Not used	0	RW	Not used	
3	gpio3_o	0	RW	If gpio3_e=1, gpio3_o defines the output state of GPIO3	
2	gpio2_o	0	RW	If gpio2_e=1, gpio2_o defines the output state of GPIO2	
1	gpio1_o	0	RW	If gpio1_e=1, gpio1_o defines the output state of GPIO1	
0	gpio0_o	0	RW	If gpio0_e=1, gpio0_o defines the output state of GPIO0	

**GPIO\_I (Address 0x0b)**

**Figure 156:**  
GPIO\_I Register

Addr: 0x0b		GPIO_I			
Bit	Bit Name	Default	Access	Bit Description	
7:4	Not used	0	RO	Not used	

Addr: 0x0b		GPIO_I		
Bit	Bit Name	Default	Access	Bit Description
3	gpio3_i	0	RO	The digital value sensed on GPIO3
2	gpio2_i	0	RO	The digital value sensed on GPIO2
1	gpio1_i	0	RO	The digital value sensed on GPIO1
0	gpio0_i	0	RO	The digital value sensed on GPIO0

**GPIO\_P (Address 0x0c)**

**Figure 157:**  
GPIO\_P Register

Addr: 0x0c		GPIO_P		
Bit	Bit Name	Default	Access	Bit Description
7	gpio3_pd	0	RW	GPIO3 pull-down configuration 0: No pull-down on GPIO3 1: Pull-down to GND on GPIO3
6	gpio3_pu	0	RW	GPIO3 pull-up configuration 0: No pull-up on GPIO3 1: Pull-up to VDD on GPIO3
5	gpio2_pd	0	RW	GPIO2 pulldown configuration
4	gpio2_pu	0	RW	GPIO2 pull-up configuration
3	gpio1_pd	0	RW	GPIO1 pull-down configuration
2	gpio1_pu	0	RW	GPIO1 pull-up configuration
1	gpio0_pd	0	RW	GPIO0 pulldown configuration
0	gpio0_pu	0	RW	GPIO0 pull-up configuration

**GPIO\_SR (Address 0x0d)**

**Figure 158:**  
GPIO\_SR Register

Addr: 0x0d		GPIO_SR		
Bit	Bit Name	Default	Access	Bit Description
7:4	Not used	0	RW	Not used

Addr: 0x0d		GPIO_SR		
Bit	Bit Name	Default	Access	Bit Description
3	gpio3_sr	0	RW	GPIO3 slew rate configuration 0: Default slew rate 1: Increased slew rate
2	gpio2_sr	0	RW	GPIO2 slew rate configuration
1	gpio1_sr	0	RW	GPIO1 slew rate configuration
0	gpio0_sr	0	RW	GPIO0 slew rate configuration

**GPIO\_SYNC (Address 0x0f)**

**Figure 159:**  
GPIO\_SYNC Register

Addr: 0x0f		GPIO_SYNC		
Bit	Bit Name	Default	Access	Bit Description
7:3	Not used	0	RW	Not used
2	gpio_edge	0	RW	Used edge on selected GPIO for synchronization. 0=posedge 1=negege
1:0	gpio_select	0	RW	0: GPIO0 1: GPIO1 2: GPIO2 3: GPIO3

An external synchronization signal can be used to start the sequencer for an ADC cycle

The synchronization signal is available via a GPIO.

The used GPIO and Edge (positive, negative or both) can be programmed.

**SUBID (Address 0x91)**

Figure 160:  
SUBID Register

Addr: 0x91		SUBID		
Bit	Bit Name	Default	Access	Bit Description
7:3	subid	NA	RO	Defines product version. Do not rely on bits defined as 'X'. 1XXXXb
2:0	Revision	NA	RO	Reserved. Do no use and do not rely that the content stays the same for each device.

**ID (Address 0x92)**

Figure 161:  
ID Register

Addr: 0x92		ID						
Bit	Bit Name	Default	Access	Bit Description				
7:2	id	15	RO	Part number identification <table border="1"> <thead> <tr> <th>Value</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>010101</td> <td>AS703x</td> </tr> </tbody> </table>	Value	Meaning	010101	AS703x
Value	Meaning							
010101	AS703x							
1:0	Revision	NA	RO	Reserved. Do no use and do not rely that the content stays the same for each device.				

**STATUS (Address 0xa0)**

Figure 162:  
STATUS Register

Addr: 0xa0		STATUS		
Bit	Bit Name	Default	Access	Bit Description
7	irq_led_supply_low	0	R_PUSH1	Check LEDSTATUS
6	irq_clipdetect	0	R_PUSH1	Check CLIPSTATUS
5	irq_fifooverflow	0	R_PUSH1	FIFO overflow (error condition, new data is lost)

Addr: 0xa0		STATUS		
Bit	Bit Name	Default	Access	Bit Description
4	irq_fifothreshold	0	R_PUSH1	FIFO is almost full (as defined in fifo_threshold, usually 3/4)
3	irq_adc_threshold	0	R_PUSH1	The ADC value was above the programmed adc_threshold register setting
2	irq_ltf	0	R_PUSH1	LTF measurement is done. check LTFSTATUS (or ignore it)
1	irq_sequencer	0	R_PUSH1	All configured sequencer iterations have finished
0	irq_adc	0	R_PUSH1	ADC has finished

The STATUS register shows the current state of the interface. Some bits in here can trigger an interrupt.

An asserted bit can be cleared by writing a '1' to it - in case of irq\_led\_supply\_low and irq\_clipdetect, this also clears the underlying condition in the CLIPSTATUS and LEDSTATUS registers.

The FIFO threshold interrupt cannot be cleared directly, but only by lowering the FIFO level. The FIFO overflow interrupt is sticky and must be cleared explicitly.

### STATUS2 (Address 0xa1)

Figure 163:  
STATUS2 Register

Addr: 0xa1		STATUS2		
Bit	Bit Name	Default	Access	Bit Description
7:3	Not used	0	R_PUSH1	Not used
2	irq_ltf_threshold_high	0	R_PUSH1	The LTF value was above the programmed ltf_threshold_high register setting
1	irq_ltf_threshold_low	0	R_PUSH1	The LTF value was below the programmed ltf_threshold_low register setting
0	irq_ecg_threshold	0	R_PUSH1	If programmed ecg_leadsdet_pol=0, the ecg ADC value was below the programmed ecg_threshold_low setting

Addr: 0xa1		STATUS2		
Bit	Bit Name	Default	Access	Bit Description
				If programmed <code>ecg_leadsdet_pol=1</code> , the <code>ecg</code> ADC value was above the programmed <code>ecg_threshold_high</code> setting

The STATUS2 register shows the current state of the interface. Some bits in here can trigger an interrupt.

In normal mode, an asserted bit can be cleared by writing a '1' to it (in normal mode).

In clear-on-read mode, reading the STATUS2 register clears all bits.

### CLIPSTATUS (Address 0xa2)

Figure 164:  
CLIPSTATUS Register

Addr: 0xa2		CLIPSTATUS		
Bit	Bit Name	Default	Access	Bit Description
7:4	Not used	0	RO	Not used
3	<code>pd_clipdetect_l</code>	0	RO	If this bit is asserted, photo diode amplifier has been below the lower threshold
2	<code>pd_clipdetect_h</code>	0	RO	If this bit is asserted, photo diode amplifier has been above the upper threshold
1	<code>sd_clipdetect_l</code>	0	RO	If this bit is asserted, photo diode amplifier has been below the lower threshold
0	<code>sd_clipdetect_h</code>	0	RO	If this bit is asserted, photo diode amplifier has been above the upper threshold

**LTFSTATUS (Address 0xa5)**
**Figure 165:**  
**LTFSTATUS Register**

Addr: 0xa5		LTFSTATUS		
Bit	Bit Name	Default	Access	Bit Description
7:6	Not used	0	RO	Not used
5	ltf1_threshold_high	0	RO	The LTF1 value was above the programmed ltf_threshold_high register setting
4	ltf1_threshold_low	0	RO	The LTF1 value was below the programmed ltf_threshold_low register setting
3	ltf0_threshold_high	0	RO	The LTF0 value was above the programmed ltf_threshold_high register setting
2	ltf0_threshold_low	0	RO	The LTF0 value was below the programmed ltf_threshold_low register setting
1	ltf_sat	0	RO	Analog saturation occurred. Note that reading this bit is optional, as the ltfdata values are set to 0xffff in case of saturation.
0	ltf_done	0	RO	LTF measurement completed

**INTENAB (Address 0xa8)**
**Figure 166:**  
**INTENAB Register**

Addr: 0xa8		INTENAB		
Bit	Bit Name	Default	Access	Bit Description
7	irq_led_supply_low_enab	0	RW	1: Enable led supply low interrupt
6	irq_clipdetect_enab	0	RW	1: Enable clipdetect interrupt
5	irq_fifooverflow_ena	0	RW	1: Enable fifooverflow interrupt
4	irq_fifothreshold_enab	0	RW	1: Enable fifothreshold interrupt
3	irq_adc_threshold_enab	0	RW	1: Enable irq_adc_threshold as an interrupt source
2	irq_ltf_enab	0	RW	1: Enable LTF as an interrupt source
1	irq_sequencer_enab	0	RW	1: Enable irq_sequencer as an interrupt source

Addr: 0xa8		INTENAB		
Bit	Bit Name	Default	Access	Bit Description
0	irq_adc_enab	0	RW	1: Enable irq_adc as an interrupt source

Each of the STATUS register bits can cause an interrupt (register INTR) if the respective bit is asserted in the INTENAB register

### INTENAB2 (Address 0xa9)

Figure 167:  
INTENAB2 Register

Addr: 0xa9		INTENAB2		
Bit	Bit Name	Default	Access	Bit Description
7:3	Not used	0	RW	Not used
2	irq_ltf1_threshold_enab	0	RW	1: enable ltf_threshold_high or ltf_threshold_low in ltf1 as interrupt source
1	irq_ltf0_threshold_enab	0	RW	1: enable ltf_threshold_high or ltf_threshold_low in ltf0 as interrupt source
0	irq_ecg_threshold_enab	0	RW	1: enable ecg_threshold_high or ecg_threshold_low as interrupt source

### INTR (Address 0xaa)

Figure 168:  
INTR Register

Addr: 0xaa		INTR		
Bit	Bit Name	Default	Access	Bit Description
7	irq_led_supply_low_intr	0	RO	
6	irq_clipdetect_intr	0	RO	
5	irq_fifooverflow_intr	0	RO	
4	irq_fifothreshold_intr	0	RO	
3	irq_adc_threshold_intr	0	RO	
2	irq_ltf_intr	0	RO	



Addr: 0xaa		INTR		
Bit	Bit Name	Default	Access	Bit Description
1	irq_sequencer_intr	0	RO	
0	irq_adc_intr	0	RO	

The INTR registers shows the bit or bits that are responsible for an asserted interrupt. Effectively, these bits are OR-ed together to drive the interrupt pin INT low (open drain output).

**INTR2 (Address 0xab)**

**Figure 169:**  
**INTR2 Register**

Addr: 0xab		INTR2		
Bit	Bit Name	Default	Access	Bit Description
7:3	Not used	0	RO	Not used
2	irq_ltf_threshold_high_intr	0	RO	ltf_treshold_high in ltf0or/and ltf1
1	irq_ltf_threshold_low_intr	0	RO	ltf_treshold_low in ltf0or/and ltf1
0	irq_ecg_threshold_intr	0	RO	ecg_treshold_high or ecg_treshold_low

# 8 Application Information

## 8.1 Application Examples

The following figure shows the complete integration of the AS7038GB in a mobile optical measurement system for HRM, GSR (galvanic skin resistivity) and skin temperature using an NTC.


The device can be powered directly by a Li-ion battery as it has its own power management. Nevertheless the I<sup>2</sup>C interface can be powered by 1.8 V circuitry.



### Information


AS7038GB can be used in the same configuration for e.g. a fitness band or a smart watch.

Figure 170:  
AS7038GB Optical HRM Measurement System for Wrist Based Application



# 9 Package Drawings & Markings


Figure 171:  
OLGA-22 Package Outline Drawing



- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Dimensioning and tolerancing conform to ASME Y14.5M-1994.
- (3) N is the total number of terminals.
- (4) This package contains no lead (Pb).
- (5) This drawing is subject to change without notice.

# 10 Tape & Reel Information

Figure 172:  
AS7038GB Tape Dimensions



# 11 Soldering & Storage Information

Figure 173:  
Solder Reflow Profile Graph




Figure 174:  
Solder Reflow Profile

Parameter	Reference	Device
Average temperature gradient in preheating		2.5 °C/s
Soak time	$t_{soak}$	2 to 3 minutes
Time above 217 °C (T1)	$t_1$	Max 60 s
Time above 230 °C (T2)	$t_2$	Max 50 s
Time above $T_{peak} - 10$ °C (T3)	$t_3$	Max 10 s
Peak temperature in reflow	$T_{peak}$	260 °C
Temperature gradient in cooling		Max -5 °C/s

# 12 Revision Information

Document Status	Product Status	Definition
Product Preview	Pre-Development	Information in this datasheet is based on product ideas in the planning phase of development. All specifications are design goals without any warranty and are subject to change without notice
Preliminary Datasheet	Pre-Production	Information in this datasheet is based on products in the design, validation or qualification phase of development. The performance and parameters shown in this document are preliminary without any warranty and are subject to change without notice
Datasheet	Production	Information in this datasheet is based on products in ramp-up to full production or full production which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade
Datasheet (discontinued)	Discontinued	Information in this datasheet is based on products which conform to specifications in accordance with the terms of ams AG standard warranty as given in the General Terms of Trade, but these products have been superseded and should not be used for new designs

Changes from previous version to current revision v1-00	Page
Initial version	

- Page and figure numbers for the previous version may differ from page and figure numbers in the current revision.
- Correction of typographical errors is not explicitly mentioned.

# 13 Legal Information

## Copyrights & Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141 Premstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its General Terms of Trade. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This product is provided by ams AG "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.

ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

## RoHS Compliant & ams Green Statement

**RoHS Compliant:** The term RoHS compliant means that ams AG products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories plus additional 4 substance categories (per amendment EU 2015/863), including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.

**ams Green (RoHS compliant and no Sb/Br/Cl):** ams Green defines that in addition to RoHS compliance, our products are free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) and do not contain Chlorine (Cl not exceed 0.1% by weight in homogeneous material).

**Important Information:** The information provided in this statement represents ams AG knowledge and belief as of the date that it is provided. ams AG bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams AG has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams AG and ams AG suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## Headquarters

ams AG  
Tobelbader Strasse 30  
8141 Premstaetten  
Austria, Europe  
Tel: +43 (0) 3136 500 0

Please visit our website at [www.ams.com](http://www.ams.com)

Buy our products or get free samples online at [www.ams.com/Products](http://www.ams.com/Products)

Technical Support is available at [www.ams.com/Technical-Support](http://www.ams.com/Technical-Support)

Provide feedback about this document at [www.ams.com/Document-Feedback](http://www.ams.com/Document-Feedback)

For sales offices, distributors and representatives go to [www.ams.com/Contact](http://www.ams.com/Contact)

For further information and requests, e-mail us at [ams\\_sales@ams.com](mailto:ams_sales@ams.com)