								F	REVISI	ONS										
LTR		DESCRIPTION										D	ATE (Y	'R-MO-I	DA)		APPR	ROVED)	
REV			İ	İ	İ	İ						İ	İ		i	i	i	i		
SHEET	55	56	57	58	59															
REV			0.																	
SHEET	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54
REV																				
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34
	5			RE۱	V															
OF SHEETS				SHE	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PREI Ga	PARED ry Zahr	BY ו					DE	FENS	E SU	PPLY P. O. MBUS	CENT BOX , OHIC	ER C 3990) 432 ⁻	OLUM 16-500	BUS		
MICRO			т	CHE Mic	CKED I chael C	BY . Jones	;													
DRAWING THIS DRAWING IS AVAILABLE FOR USE BY ALL			BLE	APPI Ray	ROVED Monni) BY n				MIC (4)	ROC (32-	IRCU BIT) N	IT, HÌ MICRO	YBRII DCON), DIO	GITAI LLER	_, QU , +5	IAD, VOLT	- SUF	PPLY
DEPAF AND AGEN DEPARTMEN	KIMEN ICIES (IT OF [DF THE DEFEN	E SE	DRA	WING /	APPRC 99-1	0VAL D 2-01	ATE		SIZE		CAG	E COD	E		50	962-	.980	03	
AMSC	N/A			REV	ISION I	_EVEL					1	6	726	8						
										SHE	ET	1		OF	59)				

DSCC FORM 2233 APR 97

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

.

1.1 <u>Scope</u>. This drawing documents five product assurance classes, class D (lowest reliability), class E, (exceptions), class G (lowest high reliability), class H (high reliability), and class K, (highest reliability) and a choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of radiation hardness assurance levels are reflected in the PIN.

1.2 PIN. The PIN shall be as shown in the following example:

.



	Device ty	<u>ype</u>	Generic number	<u>C</u>	Circuit function						
	01	<u>1</u> /	AD14160BB/QML-4 Qu six eiq	uad digital signal pr (teen 40 megabyte/ ght 40 megabit/s se	ocessor, +5 V supply, 40 M /s link ports (4 from each po rial ports (2 from each pro	/Hz, rocessor), cesor).					
	02		AD14160TB/QML-4 Qu six eiq	uad digital signal pr (teen 40 megabyte/ ght 40 megabit/s se	signal processor, +5 V supply, 40 MHz, egabyte/s link ports (4 from each processor), abit/s serial ports (2 from each procesor).						
1.2.3 follows:	1.2.3 <u>Device class designator</u> . This device class designator shall be a single letter identifying the product assurance level as										
10110105.	<u>Device c</u>	lass	<u>Device</u> p	performance docum	nentation						
	D, E, G,	H, or K	Certification ar	nd qualification to M	IIL-PRF-38534						
1.2.4	<u>Case outli</u>	ine(s).	The case outline(s) shall be as desig	nated in MIL-STD-	1835 and as follows:						
	Outline le	<u>etter</u>	Descriptive designator	Terminals	Package s	t <u>yle</u>					
	Х		See figure 1	1284 2	2/ Ceramic ball g	rid array					
1.2.5	Lead finis	<u>h</u> . The	lead finish shall be as specified in M	IL-PRF-38534.							
1.3 <u>A</u>	bsolute ma	aximum	<u>ratings</u> . <u>3</u> /								
Sup Inpu Out Loa Jun Solo Stor	1.3 Absolute maximum ratings. $3/$ Supply voltage (VDD)-0.3 V dc to +7.0 V dcInput voltage (VIN)-0.5 V dc to VDD + 0.5 V dcOutput voltage swing (VOUT)-0.3 V dc to VDD + 0.5 V dcLoad capacitance200 pFJunction temperature under bias (TJ)+130°CJunction to case temperature (θ_{JC})0.36°C/WSolder reflow temperature $4/$ +240°CStorage temperature range-65°C to +150°C										
<u>1/</u> Inac <u>2</u> / The <u>3</u> / Stre max <u>4</u> / See	 Inactive for new design. Not available from a QML-38534 manufacturer. The total number of solder balls is 1284, but only 452 require electrical attachment. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability. See recommended solder reflow profile in figure 2. 										
	Μ	S	TANDARD IRCUIT DRAWING	SIZE A		5962-98003					
	DEFENS COI	E SUPF LUMBU	YLY CENTER COLUMBUS IS, OHIO 43216-5000	REVISION LEVEL	SHEET 2						

1.4 Recommended operating conditions.

Supply voltage (V _{DD})	+4.75 V dc to +5.25 V dc
Case operating temperature range (T _C):	
Device type 01	-40°C to +100°C
Device type 02	-55°C to +125°C

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38534 - Hybrid Microcircuits, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-973	-	Configuration Management.
MIL-STD-1835	-	Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's). MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item performance requirements for device classes D, E, G, H, and K shall be in accordance with MIL-PRF-38534. Compliance with MIL-PRF-38534 may include the performance of all tests herein or as designated in the device manufacturer's Quality Management (QM) plan or as designated for the applicable device class. Therefore, the tests and inspections herein may not be performed for the applicable device class (see MIL-PRF-38534). Futhermore, the manufacturers may take exceptions or use alternate methods to the tests and inspections herein and not perform them. However, the performance requirements as defined in MIL-PRF-38534 shall be met for the applicable device class.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38534 and herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 3

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.

3.2.2 <u>Assembly recommendations for maximum reliability</u>. The assembly recommendations for maximum reliability shall be as specified on figure 2.

3.2.3 Lid deflection. The lid deflection shall be as specified on figure 3.

3.2.4 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 4.

3.2.5 Block diagram(s). The block diagram(s) shall be as specified on figure 5.

3.2.6 <u>Timing waveform(s)</u>. The timing waveform(s) shall be as specified on figure 6.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full specified operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking of device(s)</u>. Marking of device(s) shall be in accordance with MIL-PRF-38534. The device shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's vendor similar PIN may also be marked as listed in MIL-HDBK-103 and QML-38534.

3.6 <u>Data</u>. In addition to the general performance requirements of MIL-PRF-38534, the manufacturer of the device described herein shall maintain the electrical test data (variables format) from the initial quality conformance inspection group A lot sample, for each device type listed herein. Also, the data should include a summary of all parameters manually tested, and for those which, if any, are guaranteed. This data shall be maintained under document revision level control by the manufacturer and be made available to the preparing activity (DSCC-VA) upon request.

3.7 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to supply to this drawing. The certificate of compliance (original copy) submitted to DSCC-VA shall affirm that the manufacturer's product meets the performance requirements of MIL-PRF-38534 and herein.

3.8 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38534 shall be provided with each lot of microcircuits delivered to this drawing.

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38534 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

4.2 <u>Screening</u>. Screening shall be in accordance with MIL-PRF-38534. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

(2) T_C as specified in accordance with table I of method 1015 of MIL-STD-883.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 4

- b. Interim test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
 - (1) Static supply current (I_{DD}q).

Checks that current draw is not grossly excessive. Current exceeding 1.3 amperes on the module indicates failure. Normal measured current is about 0.5 amperes.

(2) Interconnects.

Checks for electrical continuity through the package leads and wirebonds, along with continuity of internal wiring within the module.

(3) Single processor functional.

A collection of test routines perform a rudimentary check of the basic functionally of each individual processor. The following individual processor units are tested: DAGs 1 and 2, timer, program sequencer, PX register, multiplier, data register file, shifter, ALU, link ports, serial ports, DMA, IOP registers, and memory.

(a) Serial port test.

This routine uses internal loopback to test basic operation of serial port 0 and serial port 1, by transmitting and receiving 16-bit words. In addition, the COMPare operation of the ALU and BitSET operation of the shifter are tested. Serial ports are tested at a clock rate of 10 MHz.

(b) Computation routine.

The routine tests basic operation of the ALU through ADD, SUBTRACT, and COMPare functions. In addition, the multiplier and DAGs are tested usings floating point multiply and load/write functions, while the shifter is tested with a BitSET function. All operations use 32-bit words.

(c) Link routine.

Using 32-bit data and internal memory to memory receive, basic operation of Link buffers 0 - 5 is tested. In addition, the ALU, COMPare, and shifter BitSET functions are tested.

(d) PX routine.

This routine tests basic operation of the PX register and short word addressing. The PX register is loaded with a 48-bit word, then the PX is read into memory. Short word addressing is used to read back, in 16-bit word segments, the 48-bit word from memory. In addition, the ALU, COMPare, and shifter BitSET functions are tested.

(e) Timer routine.

This routine will count down the timer until $t_{COUNT} = 0$, at which time an interrupt will occur, followed by a return to the code. This test will verify operation of the program sequencer, timer, ALU, COMPare function, and shifter BitSET function.

- (4) Multiprocessor functional.
 - (a) Interprocessor links: all tested using 2 times the clock rate (80 MHz).
 - (b) Multiprocessor memory space: each processor accesses and checks memory of the other three processors.
- c. Final electrical test parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 5

	Т	ABLE I. Electrical performance of	haracteristics	<u>8</u> .			
Test	Symbol	Conditions <u>1</u> /	Group A subgroups	Device types	Lin	Unit	
		unless otherwise specified		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Min	Max	-
High level input voltage <u>2</u> /	V _{IH1}	V _{DD} = +5.25 V dc	1, 2, 3	01,02	2.0		V
High level input voltage <u>3</u> /	V _{IH2}	V _{DD} = +5.25 V dc	1, 2, 3	01,02	2.2		V
Low level input <u>2/3/</u> voltage	VIL	V _{DD} = +4.75 V dc	1, 2, 3	01,02		0.8	V
High level output voltage <u>4</u> /	V _{OH}	V _{DD} = +4.75 V dc, <u>5</u> / I _{OH} = -2.0 mA	1, 2, 3	01,02	4.1		V
Low level output voltage <u>4</u> /	V _{OL}	V _{DD} = +4.75 V dc, <u>5</u> / I _{OL} = 4.0 mA	1, 2, 3	01,02		0.4	V
High level input <u>6</u> / <u>7</u> / <u>8</u> / current	IIH	V_{DD} = +5.25 V dc, V_{IN} = $V_{DD}MAX$	1, 2, 3	01,02		10	μA
High level input <u>8</u> / <u>9</u> / <u>10</u> / current	I _{IHx4}	V_{DD} = +5.25 V dc, V _{IN} = V _{DD} MAX	1, 2, 3	01,02		40	μA
Low level input current 6/	IIL	V _{DD} = +5.25 V dc, V _{IN} = 0 V	1, 2, 3	01,02		10	μΑ
Low level input current <u>9</u> /	I _{ILx4}	V _{DD} = +5.25 V dc, V _{IN} = 0 V	1, 2, 3	01,02		40	μA
Low level input current 7/	I _{ILP}	V_{DD} = +5.25 V dc, V_{IN} = 0 V	1, 2, 3	01,02		150	μA
Low level input <u>8</u> / <u>10</u> / current	I _{ILPx4}	V _{DD} = +5.25 V dc, V _{IN} = 0 V	1, 2, 3	01,02		600	μΑ

See footnotes at end of table.

NDARD CUIT DRAWING CENTER COLUMBUS	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 6

	TABLE	I. Electrical performance charac	<u>teristics</u> - Cor	ntinued.			
Test	Symbol	Conditions <u>1</u> /	Group A subgroups	Device types	Limits		Unit
		unless otherwise specified			Min	Max	
Three state <u>11/ 12/ 13/ 14/</u> leakage current	IOZH	V _{DD} = +5.25 V dc, V _{IN} = V _{DD} MAX	1, 2, 3	01,02		10	μA
Three state <u>15</u> / leakage current	I _{OZHx4}	V _{DD} = +5.25 V dc, V _{IN} = V _{DD} MAX	1, 2, 3	01,02		40	μΑ
Three state leakage <u>11/ 16/</u> current	IOZL	V _{DD} = +5.25 V dc, V _{IN} = 0 V	1, 2, 3	01,02		10	μA
Three state leakage <u>15</u> / current	I _{OZLx4}	V _{DD} = +5.25 V dc, V _{IN} = 0 V	1, 2, 3	01,02		40	μA
Three state leakage <u>16</u> / current	IOZHP	V _{DD} = +5.25 V dc, V _{IN} = V _{DD} MAX	1, 2, 3	01,02		350	μA
Three state leakage <u>14</u> / current	IOZLC	V _{DD} = +5.25 V dc, V _{IN} = 0 V	1, 2, 3	01,02		1.5	mA
Three state leakage <u>17</u> / current	IOZLA	V _{DD} = +5.25 V dc, V _{IN} = 2 V	1, 2, 3	01,02		350	μA
Three state leakage <u>13</u> / current	I _{OZLAR}	V _{DD} = +5.25 V dc, V _{IN} = 0 V dc	1, 2, 3	01,02		4.2	mA
Three state leakage <u>12</u> / current	IOZLS	V _{DD} = +5.25 V dc, V _{IN} = 0 V	1, 2, 3	01,02		150	μA
Supply current (internal) <u>18</u> /	IDDIN	t _{CK} = 25 ns, V _{DD} = MAX	1, 2, 3	01,02		2.92	A

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 7

	TABLE	I. Electrical performan	ce charact	<u>eristics</u> - Co	ontinued.			
Test	Symbol	Conditions	<u>1</u> /	Group A subgroups	Device types	Lir	nits	Unit
		unless otherwise sp	ecified			Min	Max	
Supply current (idle) <u>19</u> /	IDDIDLE	V _{DD} = MAX		1, 2, 3	01		800	mA
					02		1200	
Input capacitance	C _{IN}	f = 1 MHz, T _C = +25° V _{IN} = 2.5 V dc	C,		01,02		<u>20</u> /	
Functional tests	monto	See 4.3.1.c		7, 8	01,02			
CLKIN period	^t CK	See figure 6.		9, 10, 11	01,02	25	100	ns
CLKIN width low	^t CKL					7		-
CLKIN width high	^t CKH					5		_
CLKIN rise/fall (0.4 V - 2.0 V)	^t CKRF						3	
Reset Timing Requirements	<u>5</u>							
RESET pulse width low <u>22</u> /	^t WRST	See figure 6. <u>21</u> /		9, 10, 11	01,02	^{4t} CK		ns
RESET setup before 23/ CLKIN high	^t SRST					14.5+DT/2	^t CK	
Interrupts Timing Requirem	ents	1					ļ	
IRQ2-0 setup before <u>24</u> / CLKIN high	^t SIR	See figure 6. <u>21</u> /		9, 10 ,11	01,02	18+3DT / 4		ns
IRQ2-0 hold before <u>24</u> / CLKIN high	^t HIR						12+3DT / 4	-
IRQ2-0 width pulse <u>25</u> / See footnotes at end of table	^t IPW					2+tCK		
STA MICROCIRC	NDARD UIT DRAW	ING	sizi A	Ξ			5962-9	98003
DEFENSE SUPPLY COLUMBUS, (RE	VISION LI	EVEL	SHEET 8	}		

	TABLE	I. Electrical perfo	ormance chara	acteristics -	Continued.			
Test	Symbol	Conditio	ons <u>1</u> /	Group A subgroups	Device s types	Lin	nits	Unit
		unless otherwi	ise specified			Min	Max	
Timer Switching Characteris	stic							
CLKIN high to TIMEXP	^t DTEX	See figure 6. 2	<u>21/</u>	9, 10, 11	01,02		15.5	ns
FLAGS Timing and Switchin	ig Require							
FLAG2-0 _{IN} setup <u>26</u> / before CLKIN high	^t SFI	See figure 6. 2	<u>21</u> /	9, 10, 11	01,02	8+5D1/16		ns
FLAG2-0 _{IN} hold after <u>26</u> / CLKIN high	^t HFI					0 - 5DT / 16		-
F <u>LAG2-0_{IN} delay after</u> <u>26</u> / RD/ WR low	^t DWRFI						5+7DT/16	-
F <u>LA</u> G <u>2-0_{IN} hold after <u>26</u>/ RD/ WR deasserted</u>	^t HFIWR					0.5		
FLAG2-0 _{OUT} delay after CLKIN high	^t DFO						16.5	-
FLAG2-0 _{OUT} hold after CLKIN high	^t HFO					4		
CLKIN high to FLAG2-0 _{OUT} enable	^t DFOE					3		_
CLKIN high to FLAG2-0 _{OUT}	^t DFOD	Cuitching Da					14.5	
Memory Read - Bus Master	I iming and	i Switching Req	uirements					
Address delay to <u>28/ 29/</u> data valid	^t DAD	See figure 6. 2	<u>21</u> / <u>27</u> /	9, 10, 11	01,02		17+DT+W	ns
RD low to data valid <u>28</u> /	^t DRLD						11+5DT/D +W	-
Data hold from address <u>30</u> /	^t HDA					1.5		-
Data hold from RD high 30/	^t HDRH					3		-
ACK delay from <u>29</u> / <u>31</u> / address	^t DAAK						13+7DT/8 +W	-
ACK delay from RD low 30/	^t DSAK						7+DT/2 +W	
STAI	NDARD		S	IZE			5962-0	98003
STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS			A	REVISION	LEVEL	SHEET	08003	
COLUMBUS, OHIO 43216-5000							9	

	TABLE	. Electrical performan	ce chara	acteristics -	Continued			
Test	Symbol	Conditions <u>1</u>	<u>/</u>	Group A subgroup	Device s types	Limi	its	Unit
Momory Bood - Buo Mostor	Timing and	unless otherwise spe	ecified	Continued		Min	Max	
Address hadd after DD high				ontinued.	04.00	4 . 11		
Address hold after RD high	^I DRHA	See figure 6. $\frac{21}{27}$	/	9, 10, 11	01,02	-1 + H		ns –
Address to RD low 29/	^t DARL					1+3DT/8		_
RD pulse width	^t RW					12.5+5DT/8 <u>+</u> W		_
R <u>D high</u> to WR, RD, DMAGx low	^t RWR					7.5+3DT/8 <u>+HI</u>		_
Address setup before <u>29/</u> ADRCLK high	^t SADADC					-0.5 + DT/4		
Memory Write - Bus Master	liming and	Switching Requirem	ients					
ACK delay from <u>29</u> / <u>31</u> / _address selects	^t DAAK	See figure 6. 21/ 27/		9, 10, 11	01,02		13+7DT/8 +W	ns
ACK delay from WR <u>31</u> / low	^t DSAK						7+DT/2 +W	_
A <u>ddr</u> ess, selects to <u>29</u> / WR deasserted	^t DAWH					16+15DT/16 _+W		_
A <u>ddr</u> ess, selects to <u>29</u> / 	^t DAWL					2+3DT/8		_
WR pulse width	tww					12+9DT/16 +W		_
Data setup before WR high	^t DDWH					6+DT/2 <u>+W</u>		_
Address hold after WR _deasserted	^t DWHA					0+DT/16 <u>+H</u>		_
D <u>ata</u> disabled after <u>32</u> / WR deasserted	^t DATRWH					0.5+DT/16 <u>+H</u>	7+DT/16 +H	_
W <u>R high t</u> o WR, RD, DMAGx low	^t WWR					7.5+7DT/16 <u>+H</u>		_
D <u>ata</u> dis <u>abl</u> e before WR or RD low	^t DDWR					4+3DT/8+1		
See rootnotes at end of table.								
	SI	ize A			5962-9	8003		
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISION	LEVEL	SHEET 10)	

TABLE I. Electrical performance characteristics Continued.										
Test	Symbol	Conditions	<u>1/</u>	Group A subgroup	Device s types	Lir	nits	Unit		
		unless otherwise spo	ecified			Min	Max			
Memory Write - Bus Master	Timing and	I Switching Requirem	nents - C	Continued.	 					
WR low to data enabled	^t WDE	See figure 6. 21/ 27/	1	9, 10, 11	01,02	-1.5+DT/16		ns		
Address, selects to <u>29</u> / _ADRCLK high	^t SADADC					-0.5+DT/4				
Synchronous Read/Write - E	Bus Master	Timing and Switchin	<u>g Requi</u>	irements						
Data setup before CLKIN	^t SSDATI	See figure 6. <u>21</u> / <u>27</u> /	1	9, 10, 11	01,02	3.5 + DT/8		ns		
Data hold after CLKIN	^t HSDATI					3.5 - DT/8				
ACK delay <u>aft</u> er <u>29</u> / <u>31</u> / <u>add</u> re <u>ss, M</u> Sx, SW, BMS	^t DAAK						13+7DT/8 +W	-		
ACK setup before CLKIN 31/	^t SACKC					7 + DT/4				
ACK hold after CLKIN	^t HACKC					-1 - DT/4				
Address, MSx, BMS, SW, <u>29</u> / delay after CLKIN	^t DADRO						8 - DT/8	-		
Address, MSx,BMS,SW, <u>29</u> / hold after CLKIN	^t HADRO					-1 - DT/8		-		
PAGE delay after CLKIN	^t DPGC					9 + DT/8	16.5+DT/8	_		
RD high delay after CLKIN	^t DRDO					-2 - DT/8	5 - DT/8	_		
WR high delay after CLKIN	^t DWRO					-3 - 3DT/16	5 - 3DT/16			
RD / WR low delay _after CLKIN	^t DRWL					8 + DT/4	13.5+DT/4	_		
Data delay after CLKIN	^t SDDATO				01		20 + 5DT/16	-		
					02		20.5 + 5DT /16			
See tootnotes at end of table.										
STANDARD		S	IZE A			5962-98	3003			
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL	SHEET 11			

TABLE I. Electrical performance characteristics - Continued.									
Test	Symbol	Conditions	<u>1</u> /	Group A subgroup	Device s types	Lir	nits	Unit	
		unless otherwise	specified			Min	Max		
Synchronous Read/Write - E	Bus Master	Timing and Switc	hing Requ	irements -	Continued	•			
Data disable after CLKIN <u>32</u> /	^t DATTR	See figure 6. <u>21</u> /	<u>27</u> /	9, 10, 11	01,02	0 - DT/8	8 - DT/8	ns	
ADRCLK delay after CLKIN	^t DADCCK					4 + DT/8	10.5 + DT/8		
ADRCLK period	^t ADRCK					^t CK			
ADRCLK width high	^t ADRCKH					(t _{CK} /2 - 2)			
ADRCLK width low	^t ADRCKL					(t _{CK} /2 - 2)			
Synchronous Read/Write - E	Bus Slave T	iming and Switch	ing Requir	ements		1	1	+	
Address, SW setup before _CLKIN	^t SADRI	See figure 6. <u>21</u> /	<u>27</u> /	9, 10, 11	01,02	15.5+DT/2		ns	
Address, SW hold before CLKIN	^t HADRI						5 + DT/2		
RD / WR low setup <u>33</u> / before CLKIN	^t SRWLI					10+5DT/16			
RD / WR low hold	^t HRWLI				01	-4 - 5DT/16	7.5+7DT/16		
					02	-3.5 - 5DT / 16	8 + 7DT/16		
RD / WR pulse high	^t RWHPI				01,02	3			
Data setup before WR high	^t SDATWH					6			
Data hold after WR high	^t HDATWH					1.5			
Data delay after CLKIN	^t SDDATO				01		20+5DT/16		
					02		20.5 + 5DT /16		
Data disable after CLKIN <u>32</u> /	^t DATTR				01,02	0 - DT/8	8 - DT/8		
A <u>CK</u> delay after address <u>34</u> / _SW	^t DACKAD						10		
ACK disable after CLKIN <u>34</u> /	^t ACKTR					-1 - DT/8	7 - DT/8		
See footnotes at end of table.									
							1		
STAN MICROCIRC	NDARD UIT DRAW	ING	S	IZE A			5962-98	3003	
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL	SHEET 12		

TABLE I. Electrical performance characteristics - Continued.									
Test	Symbol	Condit	ions	<u>1</u> /	Group A subgroups	Device s types	Lir	nits	Unit
Multingenerating	t and the st	unless other	wises	specified	ne Dec. 1		Min	Max	
	and Host	Request limit	ng ar	a Switchi	ng kequire	ements			
HBG low to RD/WR/CS, valid	t _{HBGRCSV}	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 11	01,02		19.5+5DT/4	ns
HBR setup before <u>36</u> / CLKIN	^t SHBRI						20+3DT/4		_
HBR hold before <u>36</u> / CLKIN	^t HHBRI							14+3DT/4	_
HBG setup before CLKIN	^t SHBGI						13+DT/2		_
HBG hold before CLKIN high	^t HHBGI					01		6 + DT/2	-
						02		5.75+DT/2	-
BRx, CPA setup before <u>37</u> / CLKIN high	^t SBRI					01,02	13.5+DT/2		-
BRx, CPA hold before CLKIN high	^t HBRI							6 + DT/2	_
RPBA setup before CLKIN	^t SRPBAI						21.5+3DT/4		_
RPBA hold before CLKIN	^t HRPBAI							12 + 3DT/4	
HBG delay after CLKIN	^t DHBGO							7.5 - DT/8	
HBG hold after CLKIN	^t HHBGO						-2 - DT/8		
BRx delay after CLKIN	^t DBRO							8 - DT/8	-
BRx hold after CLKIN	^t HBRO						-2 - DT/8		-
CPA low delay after CLKIN	^t DCPAO							8.5 - DT/8	-
CPA disable after CLKIN	^t TRCPA						-2 - DT/8	5 - DT/8	
See footnotes at end of table.								1	
STANDARD	S	IZE A			5962-98	3003			
MICROCIRC DEFENSE SUPPLY COLUMBUS, (CENTER C DHIO 43216	OLUMBUS -5000				REVISION	LEVEL	SHEET	
00L0MB00, 01110 40210-0000							13		

	TABLE I. Electrical performance characteristics - Continued.										
Test	Symbol	Condition	ns <u>1</u> /	vified	Group A subgroups	Device types	Lin	nits	Unit		
			se spec	lineu			Min	Max			
Multiprocessor Bus Reques	t and Host	Request Timing	g and S	witchi	ng Require	ements - C	ontinued.				
REDY (O/ <u>D)</u> or (A/ <u>D) 38</u> / low from CS and HBR low	^t DRDYCS	See figure 6. 2	<u>21/ 27</u> /		9, 10, 11	01,02		9.5	ns		
REDY (O/D) disable or <u>38/</u> <u>REDY (A/D) high from HBG</u>	^t TRDYHG						39.5+27DT /16		_		
R <u>ED</u> Y (<u>A/D</u>) disable from <u>38</u> / _CS or HBR high	^t ARDYTR							11			
Asynchronous Read Cycle 1	Timing and	Switching Requ	uiremei	nts		1					
Address <u>se</u> tup/CS low <u>39</u> / _before RD low	^t SADRDL	See figure 6. <u>2</u>	<u>21/ 27</u> /		9, 10, 11	01,02	1		ns		
Address h <u>old</u> /CS hold _low after RD	^t HADRDH						1				
 RD/WR high width	^t WRWH						6				
 RD high delay after REDY _(O/D) disable	t _{DRDHRDY}						0.5				
RD high delay after REDY (A/D) disable	t _{DRDHRDY}						0.5				
Data valid before REDY disable from low	t _{SDATRDY}						1		_		
REDY (O/D <u>) or (</u> A/D) low <u>delay</u> after RD low	t _{DRDYRDL}							11	_		
REDY (O/D) or (A/D) low _pulse width for read	t _{RDYPRD}						45 + DT		_		
Data disable after RD high	t _{HDARWH}						2	9.5			
Asynchronous Write Cycle	<u>Fiming and</u>	Switching Requ	uireme	nts							
CS low setup before WR low	t _{SCSWRL}	See figure 6. 2	<u>21/ 27</u> /		9, 10, 11	01,02	0		ns		
CS low hold after WR high	^t HCSWRH						0.5				
Address setup before WR _high	^t SADWRH						6				
See footnotes at end of table.											
STANDARD MICROCIRCUIT DRAWING			S	ize A			5962-9	8003			
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				1	REVISION	LEVEL	SHEET 14	Ļ			
2500 EOPM 2224						1					

TABLE I. Electrical performance characteristics - Continued.									
Test	Symbol	Conditions	<u>1</u> /	Group A subgroup	Device types	Lin	nits	Unit	
Assessment Multice Oscille		unless otherwise sp				Min	Max		
Asynchronous write Cycle	i iming and	Switching Requirer	nents - C	Jontinued	-				
Address hold after WR _high	^t HADWRH	See figure 6. <u>21</u> / 2	<u>27</u> /	9, 10, 11	01,02	2.5		ns	
WR low width	^t WWRL					7			
RD/WR high width	^t WRWH					6			
WR high delay after REDY (O/D) or (A/D) disable	t _{DWRHRDY}					0.5			
Data setup before WR high	^t SDATWH					6			
Data hold after \overline{WR} high	^t HDATWH					1.5			
REDY (O/D <u>) or (A/D</u>) low delay after WR/CS low	t _{DRDYWRL}						11		
REDY (O/D) or (A/D) low pulse width for write	t _{RDYPWR}					15			
REDY (O/D) or (A/D) disable to CLKIN	t _{SRDYCK}					0.5+7DT/16	8+7DT/16		
Three State Timing - (Bus M	aster, Bus	Slave, HBR, SBTS)	Timing a	nd Switch	ing Require	ements		+ 	
SBTS setup before CLKIN	^t STSCK	See figure 6. <u>21</u> / 2	<u>27</u> /	9, 10, 1	1 01,02	12 + DT/2		ns	
SBTS hold before CLKIN	^t HTSCK						6 + DT/2		
Address/select enable after CLKIN	^t MIENA					-1.5 - DT/8			
Strobes enable after <u>40</u> / CLKIN	^t MIENS					-1.5 - DT/8			
HBG enable after CLKIN	^t MIENHG					-1.5 - DT/8			
Address select/disable after CLKIN	^t MITRA				01		1 - DT/4		
See footnotes at end of table.					02		1.15 - DT/4	ļ	
STANDARD MICROCIRCUIT DRAWING		S	IZE A			5962-98	3003		
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL	SHEET 15		

TABLE I. Electrical performance characteristics - Continued.										
Test	Symbol	Conditions	<u>1</u> / pecified	Group A subgroups	Device s types	Lin	nits	Unit		
Three State Timing - (Bus M	aster, Bus	Slave, HBR, SBTS)	Timing a	nd Switchi	na Require	Min ments - Con	Max tinued			
Strobes disable after <u>40</u> / CLKIN	^t MITRS	See figure 6. <u>21</u> / <u>2</u>	<u>27</u> /	9, 10, 11	01,02		2.5 - DT/4	ns		
HBG disable after CLKIN	^t MITRHG						2.5 - DT/4			
Data enable after CLKIN 41/	^t DATEN					9 + 5DT/16		-		
Data disable after CLKIN 41/	^t DATTR					0 - DT/8	8 - DT/8	-		
ACK enable after CLKIN <u>41</u> /	^t ACKEN					7.5 + DT/4		-		
ACK disable after CLKIN <u>41</u> /	^t ACKTR					-1 - DT/8	7 - DT/8	_		
ADRCLK enable after <u>41</u> / CLKIN	^t ADCEN					-2 - DT/8		_		
ADRCLK disable after <u>41</u> / CLKIN	^t ADCTR						8.5 - DT/4	-		
Memory interfac <u>e 42</u> / disable before HBG low	^t MTRHBG					-0.5 + DT/8		-		
Memory interf <u>ace 42</u> / _enable after HBG low	^t MENHBG					18.5 + DT				
DMA Handshake Timing and	d Switching	Requirements								
DMARx low setup <u>43</u> / before CLKIN	^t SDRLC	See figure 6. <u>21</u> / <u>2</u>	<u>27</u> /	9, 10, 11	01,02	5.5		ns		
DMARx high setup <u>43</u> / _before CLKIN	^t SDRHC					5.5		-		
DMARx width low (nonsynchronous)	^t WDR					6		_		
D <u>ata setu</u> p after <u>44</u> / DMAGx low	t _{SDATDGL}						9 + 5DT/8	-		
Data hold after DMAGx high	t _{HDATIDG}					2.5				
STANDARD MICROCIRCUIT DRAWING		S	ize A			5962-98	3003			
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISION	LEVEL	SHEET 16				
			1							

TABLE I. Electrical performance characteristics - Continued.									
Test	Symbol	Conditions <u>1</u>	/	Group A	Device	Lir	nits	Unit	
		unless otherwise sp	ecified	subgroup	s types	Min	Max	-	
DMA Handshake Timing and	<u>Switching</u>	Requirements - Cor	ntinued.		·				
D <u>ata valid</u> after <u>44</u> / DMARx high	t _{DATDRH}	See figure 6. <u>21</u> / <u>2</u>	<u>7</u> /	9, 10, 11	01,02		15+7DT/8	ns	
DMAGx low edge to low edge	^t DMARLL					23+7DT/8		_	
DMAGx width high	^t DMARH					6		_	
DMAGx low delay after CLKIN	^t DDGL					9 + DT/4	16 + DT/4	_	
DMAGx high width	^t WDGH					6 + 3DT/8		_	
DMAGx low width	twdgl					12 + 5DT/8		_	
DMAGx high delay after CLKIN	^t HDGC					-2 - DT/8	7 - DT/8	_	
D <u>ata valid</u> before <u>45</u> / 	t _{VDATDGH}					7+9DT/16		_	
D <u>ata disa</u> ble after <u>32</u> / 	t _{DATRDGH}					-0.5	8	_	
WR low before DMAGx low	^t DGWRL					-0.5	2.5	_	
\overline{DMAGx} low before \overline{WR} high	^t DGWRH					9.5+5DT/8 +W		_	
WR high before DMAGx _high	^t DGWRR					0.5 + DT/16	3.5 + DT/16	_	
\overline{RD} low before \overline{DMAGx} low	^t DGRDL				01	-0.75	2.5	-	
					02	-1	2.5	-	
RD low before DMAGx high	^t DRDGH				01,02	10.5+9DT <u>/16+W</u>		_	
RD high before DMAGx high	^t DGRDR					-0.5	3.5	_	
DMAGx high to WR, RD, DMAG low	^t DGWR					5+3DT/8 +HI			
See tootnotes at end of table.									
STANDARD		SI	ZE A			5962-9	8003		
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISION	LEVEL	SHEET 17			

	TABLE I	l. <u>Electrical pe</u>	rforma	ance chara	acteristics	- Continued			
Test	Symbol	Condit	ions	<u>1</u> /	Group A subgroup	Device types	Li	mits	Unit
		uniess other	wise s	pecified			Min	Max	
DMA Handshake Timing and	d Switching	<u>Requirement</u>	ts - Co	ontinued.	[
A <u>ddress/</u> select valid to _DMAGx high	^t DADGH	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 1	1 01,02	16 + DT		ns
A <u>ddress/</u> select hold after DMAGx high	^t DDGHA						-1.5		
Link Ports: 1 times Clock Sp	peed Opera	tion, Receive	Timin	ig and Sw	vitching R	equiremen	ts		
Data setup before LCLK low	^t SLDCL	See figure 6.	<u>21/</u>	<u>27</u> /	9, 10, 1	1 01,02	3.5		ns
Data hold after LCLK low	^t HLDCL						3		_
LCLK period (1 x operation)	^t LCLKIW						^t CK		
LCLK width low	t _{LCLKRWL}						6		
LCLK width high	t _{LCLKRWH}						5		
LACK high delay after CLKIN high	^t DLAHC						18 + DT/2	29 + DT/2	•
LACK low delay after <u>46</u> / CLKIN high	^t DLALC						-3	13.5	
LACK enable from CLKIN	^t ENDLK						5 + DT/2		_
LACK disable from CLKIN	^t TDLK							20.5 + DT/2	
Link Ports: 1 times Clock Sp	peed Opera	tion, Transmi	<u>t Timi</u>	ng and S	witching I	Requireme	<u>nts</u>	1	
LACK setup before LCLK high	^t SLACH	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 1	1 01	18		ns
						02	19.25		-
LACK hold after LCLK high	^t HLACH					01,02	-7		_
LCLK delay after CLKIN	^t DLCLK					01		16	_
(1 x operation)						02		16.5	_
Data delay after LCLK high	^t DLDCH					01,02		3.5	
See footnotes at end of table.						. —			-
								1	
STANDARD MICROCIRCUIT DRAWING		S	IZE A			5962-98	3003		
DEFENSE SUPPLY COLUMBUS, C	DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL	SHEET 18	

TABLE I. Electrical performance characteristics Continued.										
Test	Symbol	Conditi	ons	<u>1</u> /	Group A subgroup	Device	e Li	mits	Unit	
		unless other	wise	specified			Min	Max		
Link Ports: 1 times Clock S	beed Opera	tion, Transmit	t Tim	ing and S	witching I	Requirem	ents - Continu	ed.		
Data hold after LCLK high	^t HLDCH	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 1	1 01,02	2 -3		ns	
LCLK width low	^t LCLKTWL					01	(t _{Ck} /2) - 2	$(t_{Ck}/2) + 2$		
						02	(t _{Ck} /2) - 2	$(t_{Ck}/2) + 2.25$		
LCLK width high	^t LCLKTWH					01	(t _{Ck} /2) - 2	$(t_{Ck}/2) + 2$		
						02	(t _{Ck} /2) - 2.25	$(t_{Ck}/2) + 2$		
LCLK low delay after LACK high	^t DLACLK					01	(t _{Ck} /2) + 8.5	(3*t _{Ck} /2) +17.5		
						02	(t _{Ck} /2) + 8.5	(3*t _{Ck} /2) +18.5		
LDAT, LCLK enable after CLKIN	^t ENDLK					01,02	2 5 + DT/2			
LDAT, LCLK disable after CLKIN	^t TDLK							20.5 + DT/2		
Link Port Service Request In	nterrupts: 1	times and 2 t	imes	Speed O	peration T	iming Re	quirements			
LACK/LCLK setup <u>47</u> / before CLKIN low	^t SLCK	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 1	1 01,0	2 10		ns	
LACK/LCLK hold after <u>47</u> / CLKIN low	^t HLCK						2			
Link Ports: 2 times Speed O	peration, R	eceive Timing	g and	Switchin	<u>g Require</u>	ments				
Data setup before LCLK low	^t SLDCL	See figure 6.	<u>21</u> /	<u>27</u> /	9, 10, 1	1 01,02	2 2.75		ns	
Data hold after LCLK low	^t HLDCL						2.25			
LCLK period (2 x operation)	^t LCLKIW						^t CK/2			
LCLK width low	t _{lCLKRWL}					01	4.6		•	
						02	4.7			
LCLK width high	t _{LCLKRWH}					01,02	4.25			
LACK high delay after CLKIN high	^t DLAHC						18 + DT/2	31 + DT/2		
LACK low delay after <u>46</u> / <u>CLKIN high</u>	^t DLALC						6	17.8		
See tootnotes at end of table.										
STANDARD MICROCIRCUIT DRAWING		S	ize A			5962-98	3003			
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISIO	N LEVEL	SHEET 19			
2000 FORM 2024										

TABLE I. Electrical performance characteristics - Continued.									
Test	Symbol	Conditions <u>1</u>	/	Group A subgroup	Device s types	Lir	nits	Unit	
		unless otherwise sp	ecified			Min	Max		
Link Ports: 2 times Speed C	peration, I	ransmit Timing and S	Switchir	ng Require	ements				
LACK setup before LCLK high	^t SLACH	See figure 6. <u>21</u> / <u>2</u>	<u>7</u> /	9, 10, 1 <i>1</i>	1 01	20.25		ns	
					02	19.25		-	
LACK hold after LCLK high	^t HLACH				01,02	-6.5		-	
LCLK delay after CLKIN (2 x operation)	^t DLCLK						8.5	-	
Data delay after LCLK high	^t DLDCH				01		3.25	-	
					02		3.35	-	
Data hold after LCLK high	^t HLDCH				01,02	-2			
LCLK width low	^t LCLKTWL					(t _{Ck} /4) - 1	(t _{Ck} /4) + 1.5		
LCLK width high	t _{LCLKTWH}					(t _{Ck} /4) - 1.5	(t _{Ck} /4) + 1		
LCLK low delay after LACK	t _{DLACLK}					(t _{Ck} /4) + 9	(3* t _{Ck} /4) +17		
Link data set-up skew <u>48</u> /	^t SLSK						0.4 <u>49</u> /		
Link data hold skew 50/	^t HLSK						3.3		
Serial Ports: External Clock	Timing Re	quirements						<u> </u>	
TFS/RFS setup before <u>51</u> / _TCLK/RCLK	^t SFSE	See figure 6. <u>21</u> / <u>2</u>	<u>7</u> /	9, 10, 1 <i>1</i>	1 01,02	3.5		ns	
TFS/RFS hold after 51/ 52/ TCLK/RCLK	^t HFSE					4		_	
Receive data setup <u>51</u> / <u>before RCLK</u>	^t SDRE					1.5		_	
Receive data hold <u>51</u> / _after RCLK	^t HDRE					4		-	
TCLK/RCLK width	^t SCLKW					9		_	
TCLK/RCLK period	^t SCLK					^t CK			
See footnotes at end of table.					1				
		SI	ZE						
STANDARD MICROCIRCUIT DRAWING			A			5962-98	3003		
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISION	LEVEL	SHEET			

	TABLE	I. Electrical perform	ance chara	acteristics	- Continued			
Test	Symbol	Conditions	<u>1</u> /	Group A	Device	Lin	nits	Unit
		unless otherwise	specified	Subgroup	iypes	Min	Max	-
Serial Ports: Internal Clock	Timing Rec	uirements						
TFS setup before TCLK; <u>51</u> / RFS setup before RCLK	^t SFSI	See figure 6. <u>21</u> /	<u>27</u> /	9, 10, 1	1 01,02	8		ns
TFS/RFS hold after <u>51</u> / <u>52</u> / TCLK/RCLK	^t HFSI					1		_
Receive data setup <u>51</u> / before RCLK	^t SDRI					3		_
Receive data hold <u>51</u> / _after RCLK	^t HDRI					3		
Serial Ports: External or Inte	ernal Clock	Switching Requir	ements					
RFS delay after RCLK <u>53</u> / _(internally generated RFS)	^t DFSE	See figure 6. <u>21</u> /	<u>27</u> /	9, 10, 1	1 01,02		13.5	ns
RFS hold after RCLK <u>53/</u> (internally generated RFS)	^t HOFSE	De sucies su te				3		
Serial Ports: External Clock	Switching	Requirements						
TFS delay after TCLK <u>53</u> / (internally generated TFS)	^t DFSE	See figure 6. <u>21</u> /	<u>27</u> /	9, 10, 1	1 01,02		13.5	ns
TFS hold after TCLK <u>53</u> / _(internally generated TFS)	^t HOFSE					3		-
Transmit data delay <u>53</u> / _after TCLK	^t DDTE						16.5	_
Transmit data hold <u>53</u> / after TCLK	^t HDTE					5		
Serial Ports: Internal Clock	Switching	Requirements						
TFS delay after TCLK <u>53</u> / _(internally generated TFS)	^t DFSI	See figure 6. <u>21</u> /	<u>27</u> /	9, 10, 1	1 01,02		4.5	ns
TFS hold after TCLK <u>53</u> / (internally generated TFS)	^t HOFSI					-1.5		_
Transmit data delay <u>53</u> / _after TCLK	^t DDTI						7.5	_
Transmit data hold <u>53</u> / _after TCLK	^t HDTI					0		_
TCLK/RCLK width	^t SCLKIW					(SCLK/2)-2	(SCLK/2)+2	
See footnotes at end of table.								
							г	
		S	IZE A			5962-98	8003	
DEFENSE SUPPLY COLUMBUS, (CENTER C DHIO 43216	OLUMBUS 5-5000			REVISION	LEVEL	SHEET	
,								

TABLE I. Electrical performance characteristics - Continued.								
Test	Symbol	Conditions 1	<u>1</u> /	Group A subgroup	Device s types	Lir	mits	Unit
		unless otherwise sp	pecified			Min	Max	
Serial Ports: Enable and Thi	ree State S	witching Requiremen	nts					
Data enable from <u>53</u> / _external_TCLK	^t DDTEN	See figure 6. <u>21</u> / <u>2</u>	<u>27</u> /	9, 10, 1 <i>1</i>	1 01,02	3.5		ns
Data disable from <u>53</u> / _external_TCLK	^t DDTTE						11	
Data enable from <u>53</u> / internal TCLK	^t DDTIN					0		
Data disable from <u>53</u> / _internal_TCLK	^t DDTTI						3	
TCLK/RCLK delay from CLKIN	^t DCLK						22.5+3DT/8	
SPORT disable after CLKIN	^t DPTR						17.5	
Serial Ports: Gated SCLK w	ith Externa	I TFS (Mesh Multipro	ocessing)				
TFS setup before <u>54</u> /	^t STFSCK	See figure 6. 21/		9, 10, 1 ²	1 01	5		ns
CLKIN					02	5.1		
TFS hold afterCLKIN 54/	^t HTFSCK				01,02	t _{CK} /2		
Serial Ports: External Late F	rame Sync	Switching Requiren	nents					
Data delay from late <u>55</u> / external TFS or RFS with MCE = 1, MFD = 0	^t DDTLFSE	See figure 6. <u>21</u> / <u>2</u>	<u>27</u> /	9, 10, 1 <i>1</i>	1 01,02		13.1	ns
Data enable from late $\frac{55}{FS \text{ or MCE}} = 1, \text{ MFD} = 0$	t _{DDTENFS}					3		
JTAG Test Access Port Emu	latiom Tin	ning and Switching R	Requirem	ents			1	
TCK period	^t тск	See figure 6. <u>21</u> /		9, 10, 1	1 01,02	^t CK		ns
TDI, TMS, setup before _TCK high	^t STAP					5.5		
TDI, TMS, hold after _TCK high	^t HTAP					6.5		
Systems inputs setup <u>56</u> / before TCK low	^t SSYS				01	7		
					02	8		
Systems inputs hold <u>56</u> / <u>after TCK low</u>	^t HSYS				01,02	18.5		
SIZE								
	NDARD UIT DRAW	ING		A			5962-98	3003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000					REVISION	LEVEL	SHEET 22	

Test	Symbol	Conditions <u>1</u> /	Group A	Device s types	Limits		Unit
		unless otherwise specified			Min	Max	-
JTAG Test Access Port Em	ulatiom Tin	ning and Switching Requirer	<u>nents - Conti</u>	nued.			
TRST pulse width	^t TRSTW	See figure 6. <u>21</u> /	9, 10, 11	01,02	^{4t} CK		ns
TD0 delay from TCK low before TCK low	^t DTDO					13.5	
Systems outputs delay <u>57</u> / after TCK low	^t DSYS					20	

Device type 01, -40° C \leq T_C \leq +100° C and +4.75 V dc \leq V_{DD} \leq +5.25 V dc, unless otherwise specified. 1/

- Device type 02, -55° C \leq T_C \leq +125° C and +4.75 V dc < V_{DD} \leq +5.25 V dc, unless <u>otherwise</u> specified. <u>Applies to input and bidirec</u>tional pins: DATA4<u>7-0</u>, ADDR31-0, RD, WR, SW, ACK, SBTS, IRQy2-0, FLAGy3-0, HBG, <u>2</u>/ CSy, DMAR1, DMAR2, BR6-1, IDy2-0, RPBA, CPAy, TFSy0, TFSy1, RFSy0, RFSy1, LyxDAT3-0, LyxCLK, LyxACK, EBOOTA, LBOOTA, EBOOTBCD, LBOOTBCD, BMSA, BMSBCD, TMS, TDI, TCK, HBR, DRy0, DRy1, TCLKy0, TCLKy1, RCLKy0, RCLKy1. For the group of signals LyxDAT3-0, LyxCLK, and LyxACK, only Link Port 4 signals (Ly4DT3-0, Ly4CLK, and Ly4ACK) from each of the processors are tested at the module level. Link Ports 1, 2, and 3 are not DC tested at the module level, but are tested at the die level prior to assembly.
- Applies to input pins: CLKIN, RESET, TRST. <u>3</u>/

Applies to output and bidirectional pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAGy3-0, 4/ TIMEXPy, HBG, REDY, DMAG1, DMAG2, BR6-1, CPAy, DTyO, DTy1, TCLKy0, TCLKy1, RCLKy0, RCLKy1, TFSy0, TFSy1, RFSy0, RFSy1, LyxDAT3-0, LyxCLK, LyxACK, BMSA, BMSBCD, TDO, EMU. For the group of signals LyxDAT3-0, LyxCLK, and LyxACK, only Link Port 4 signals (Ly4DAT3-0, Ly4CLK, and Ly4ACK) from each of the processors are tested at the module level. Link Ports 1, 2, and 3 are not DC tested at the module level, but are tested at the die level prior to assembly.

- See "output drive currents" for typical drive current capabilities. <u>5</u>/
- Applies to input pins: IRQy2-0, CSy, IDy2-0, EBOOTA, LBOOTA. <u>6</u>/
- Applies to input pins with internal pull-ups: DRy0, DRy1, TDI. 7/

<u>8</u>/ Individual signals tested to limits of $I_{IH} = 10 \ \mu$ A and $I_{ILP} = 150 \ \mu$ A at die level prior to assembly. At the module level, all eight DR0 and DRy1 inputs connected together are tested to limits of IIH = 80 µA and IILP = 1200 µA

- 9/ Applies to bussed input pins: SBTS, HBR, DMAR1, DMAR2, RPBA, EBOOTBCD, LBOOTBCD, CLKIN, RESET, TCK.
- <u>10</u>/ Applies to bussed input pins with internal pull-ups: TRST, TMS.
- 11/ Applies to three statable pins and bidirectional pins; FLAGy3-0, BMSA, TD0, TFSy0, TFSy1, RFSy0, RFSy1. TFSy0, TFSy1, RFSy0, and RFSy1 are tested individually to the limits of $I_{OZH} = 10 \ \mu$ A and $I_{OZL} = 10 \ \mu$ A at die level. At the module level, eight pins connected together are tested to limits of $I_{OZH} = 80 \ \mu A$ and $I_{OZL} = 80 \ \mu A$.
- 12/ Applies to three statable pins with internal pull-ups: DTy0, DTy1, TCLKy0, TCLKy1, RCLKy0, RCLKy1. Individual signals tested to limit of IOZH = 10 µA and IOZLS = 150 µA at die level. At the module level, eight serial port pins connected together are tested to limits of $I_{OZH} = 80 \ \mu A$ and $I_{OZLS} = 1200 \ \mu A$.

13/ Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with a 2 k Ω resistor during reset in a multiprocessor system, when ID2-0 = 001 and another single processor is not requesting bus mastership.)

<u>14</u> /	Applies	to CPAy	pin.
-------------	---------	---------	------

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 23

TABLE 1. Electrical performance characteristics - Continued.

- <u>15</u>/ <u>App</u>lies to b<u>usse</u>d three s<u>tatable</u> pins and bidirectional pins: DATA47-0, ADDR31-0, MS3-0, RD, WR, PAGE, ADRCLK, SW, ACK, HBG, REDY, DMAG1, DMAG2, BMSBCD, BR6-1, EMU. (Note that ACK is pulled up internally with a 2 kΩ resistor during <u>rese</u>t in a <u>multiprocessor</u> system, when ID2-0 = 001 and another single processor is not requesting bus mastership.) HBG and EMU are not tested for leakage current.
- 16/ Applies to three statable pins with internal pull-downs: LyxDAT3-0, LyxCLK, LyxACK. Only Link Port 4 signals (Ly4DAT3-0, Ly4CLK, and Ly4ACK) from each of the processors are tested at the module level. Link Ports 1, 2, and 3 are not DC tested at the module level, but are tested at the die level prior to assembly.
- 17/ Applies to ACK pin when keeper latch enabled.
- <u>18</u>/ Applies to V_{DD} pins. Conditions of operation: each processor executing radix-2 FFT butterfly with instruction in cache, one data operand fetched from cache each internal memory block, and one DMA transfer occurring form/to internal memory at t_{CK} = 25 ns. Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers: $P_{TOTAL} = P_{INT} + P_{EXT}$. Internal power dissipation is $P_{INT} = I_{DDIN} \times V_{DD}$. The external component of total power dissipation is caused by the switching of output pins, and depends on: the number of pins that switch each cycle (O), the maximum frequency at which they can switch (f), the load capacitance per pin_(C), the output voltage swing (V_{DD}): $P_{EXT} = O \times C \times V_{DD}^2 \times f$. Address and data pins can switch at f = 1/ (2t_{CK}). WR can switch at 1/ t_{CK}. MSx pins switch at 1/ (2t_{CK}).
- switch at 1/ t_{CK} . MSx pins switch at 1/ $(2t_{CK})$. <u>19</u>/ Applies to V_{DD} pins. Idle denotes like device type state during execution of IDLE instruction.
- 20/ Not tested. Nominal value of 15 pF derived through RC measurement at design characterization.
- $\overline{21}$ / Timing test limits are target limits for the module, based on calculated predictions only. The module is 100% production tested, and the test limits are guaranteed by design/analysis, and characterization testing (at T_A = 25° C) of the individual discrete mircocontrollers. The limits shown are based on a CLKIN frequency of 40 MHz. DT is the difference between the actual CLKIN period and a CLKIN period of 25 ns: DT = t_{CK} 25 ns. Link and serial ports: all are 100% tested at die level, serial ports are 100% AC tested at module level, only Link Port 4 from each processor is AC tested at module level, then link and serial ports are DC tested at module level.
- 22/ Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 2000 CLKIN cycles while RESET is low, assuming stable V_{DD} and CLKIN (not including start-up time of external oscillator).
- <u>23</u>/ Only required if multiple microcontrollers must come out of reset synchronous to CLKIN with program counters (PC) equal (i. e. for a SIMD system). Not required for multiple microcontrollers communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes it self automatically after reset.
- $\frac{24}{2}$ Only required for IRQx recognition in the following cycle.
- $\frac{25}{4}$ Applies only if t_{SIR} and t_{HIR} requirements are not met.
- 26/ Flag inputs meeting these setup and hold times will affect conditional instructions in the following instruction cycle.
- <u>27</u>/ W = (number of wait states specified in WAIT register) times t_{CK} . HI = t_{CK} (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0). H = t_{CK} (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0). I = t_{CK} (if bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).
- 28/ Data delay/setup: User must meet tDAD or tDRLD or synchronous specification tSSDATI.
- <u>29</u>/ For MSx, SW, and BMS, the falling edge is referenced.
- <u>30</u>/ Data hold: User must meet t_{HDA} or t_{HDRH} or synchronous specification t_{HDATI} . To determine system hold time, the data output hold time in a particular system, first calculate $t_{DECAY} = C_L \Delta V / I_L$. Choose ΔV to be the difference between the microcontroller's output voltage and the input threshold for the device requiring the hold. Typical ΔV is 0.4 volt. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three state current (per data line). The hold time will be t_{DECAY} plus the minimum disable time (i. e. t_{HDWD} for the write cycle).
- 31/ ACK delay/setup: User must meet tDSAK or tDAAK or synchronous specification tSACKC.
- <u>32</u>/ To determine system hold time, the data output hold time in a particular system, first calculate $t_{DECAY} = C_L \Delta V / I_L$. Choose ΔV to be the difference between the microcontroller's output voltage and the input threshold for the device requiring the hold. Typical ΔV is 0.4 volt. C_L is the total bus capacitance (per data line), and I_L is the total leakage or three state current (per data line). The hold time will be t_{DECAY} plus the minimum disable time (i. e. t_{HDWD} for the write cycle).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 24

- 33/ tSRWLI(min) = 10 + 5DT/16, when multiprocessor memory space wait state (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, $t_{SRWII}(min) = 4.5 + DT/8$.
- 34/ tDACKAD is true only if the address and SW inputs have setup times (before CLKIN) greater than 10.5 + DT/8 and less than 19 + 3DT/4. If the address and SW inputs have setup times greater than 19 + 3DT/4, then ACK is valid 15 + DT/4 (max) after CLKIN. A slave that sees an address with a M field match will respond with ACK reguardless of the state of MMSWS or strobes. A slave will three state ACK every cycle with tACKTR.
- 35/ For first asynchronous access after HBR and CS asserted, ADDR 31-0 must be a non-MMS value 1/2t_{CK} before RD or WR goes low or by tHBGRCSV after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted.
- <u>36</u>/ Only required for recognition in the current cycle.
- 37/ CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.
- 38/(O/D) = open drain, (A/D) = active drain.
- 39/ Not required if RD and address are valid t_{HBGRCSV} after HBG goes low. For first access after HBR asserted, ADDR 31-0 must be a non-MMS value 1/2t_{CK} before RD or WR goes low or by t_{HBGRCSV} after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted. For address bits to be driven during asynchronous host accesses, see QML manufacturer.
- 40/ Strobes = RD, WR, SW, PAGE, and DMAG.
- 41/ In addition to bus master transition cycles, these specifications also apply to bus master and bus slave synchronous read/write.
- 42/ Memory interface = Address, RD, WR, MSx, SW, HBG, PAGE, DMAGx, and BMS (in EPROM boot mode).
- 43/ Only required for recognition in the current cycle.
- tSDATDGL is the data setup requirement if DMARx is not being used to hold off completion of a write. Otherwise, if 44/ DMARx low holds off completion of the write, the data can be driven tDATDRH after DMARx is brought high.
- 45/ tVDATDGH is valid if DMARx is not being used to hold off completion of a read. If DMARx is used to prolong the read, then tVDATDGH = 7 + 9DT/16 + (n * t_{CK}) where "n" equals the number of extra cycles that the access is prolonged.
- 46/ LACK will go low with to I al C relative to rising edge of LCLK after first nibble is received. LACK will not go low if the receivers link buffer is not about to fill.
- 47/ Only required for interrupt recognition in the current cycle.
- 48/ t_{SLSK} is the maximum delay that can be introduced in the transmission path of LDATA relative LCLK: tSLSK = (tLCLKTWH - tDLDCH)min - tSLDCLmax.
- <u>49</u>/ If link port 2 is transmitter, $t_{SI,SK} = 0.23$ ns. Because of this small margin, extreme care must be taken in system design. If adequate setup time cannot be assured, link port operation should be limited to 1X, or system CLKIN frequency should be reduced to increase the setup margin at 2X.
- t_{HLSK} is the maximum delay that can be introduced in the transmission path of LCLK relative to LDATA: 50/ tHLSK = (tLCLKTWL - tHLDCH)min - tHLDCLmax.
- 51/ Reference to sample edge.
- 52/ RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.
- 53/ Reference to drive edge.
- 54/ Applies only to gated serial clock mode used for serial port system I/O in mesh multiprocessing systems.
- IDy2-0, RPBA, IRQ2-0, FLAG3-0, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LXCLK, LXACK, EBOOT, LBOOT, BMS, CLKIN, RESET.
- 57/ System outputs = DATA47-0, ADDR31-0, MS3-0, RD, WR, ACK, PAGE, ADRCLK, SW, HBG, REDY, DMAG1, DMAG2, BR6-1, CPA, FLAG3-0, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, BMS.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 25





NOTES:

- 1. A classical dog bone style pad or a pad with microvia should be used. A solder pad diameter of 0.65 mm is recommended. The pad should be non-soldermask defined. A solder paste print of 0.7 mm diameter with a thickness of 0.15 to 0.2 mm is recommended. Normal solder paste alloy can be used, example, 60/40, 63/37, and so on.
- 2. Card level reliability should be determined by the customer, based upon the specific application. TCE mismatch of the ceramic module and printed circuit board can result in stress failures based upon the extremes of the temperature cycles and the magnitude of the TCE mismatch. Recent studies of the temperature cycle effects using semi-continuous monitoring of the resistance has shown the assemblies capable of surviving 400 temperature cycles of -40°C to +125°C ambient, when assembled to standard FR4 board. Based on these results and the Coffin/Manson acceleration factor equation, a life in excess of 10 years is predicted when the device is operated at room temperature and cycled once a day from +25°C to +75°C ambient, again when considering the worst case condition of a standard FR4 board. Other life predictions can be calculated based upon specific thermal cycling extremes and frequency.
- 3. Literature indicates extended life can be obtained by using printed circuit board material which matches the TCE of the ceramic within ±2 PPM, such as Arlon 85NT. Quoted material in no way should be construed as a recommendation of that material, but is only provided to give customers additional information and alternatives. Thermal cycle life is affected by the specific board and application: therefore the customer should conduct their own tests for their specific application.
- 4. There are a series of daisy chain contacts (TEST1, TEST2, through TEST16) available on the package which, if wired up in the final assembly could be used to monitor the relability of the package interconnect on the actual board, in real time and warn of any impending failure. Refer to the Approved Source data sheet for additional design features of the package.

FIGURE 2. Assembly recommendations for maximum reliability.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 27



Devic	ce type			01 ;	and 02		
Case	outline	X					
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21 A22 A23 A24 A25 A26 A27 A28 A29 A30 A31 A32 A33 A34 B2 B3 B4 B5 B6 B7 P2	(GND) (CND) (CND)	B10 B11 B12 B13 B14 B15 B16 B17 B18 B20 B21 B22 B23 B24 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 B32 B33 B34 B35 C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12	(unused) (un	C15 C16 C17 C18 C19 C20 C21 C22 C23 C24 C25 C26 C27 C28 C29 C30 C31 C32 C33 C34 C35 C36 D1 D2 D3 D4 D5 D6 D7 D8 D9 D10 D11 D12 D13 D14 D15 D16 C17	(unused) (unused) (GND) (VDD) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (UND) (Unused) (UND) (Unused) (GND) (unused) (CND) (unused) (Unuse	D19 D20 D21 D22 D23 D24 D25 D26 D27 D28 D29 D30 D31 D32 D33 D34 D35 D36 E1 E2 E3 E4 E5 E6 E7 E8 E9 E10 E11 E12 E13 E14 E15 E16 E17 E18 E19 E20 E21	(VDD) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (CND) (unused) (Unuse

See note at end of table.

FIGURE 4. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 29

Dev	ice type	01 and 02					
Case	e outline		Х				
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
E23 E24 E25 E26 E27 E28 E29 E30 E31 E33 E34 E35 E36 F1 F2 F3 F4 F56 F7 F89 F10 F11 F12 F13 F14 F15 F16 F17 F18 F10 F21 F22 F23 F25 F26 F26 F26 F27 F26 F27 F27 F27 F27 F27 F27 F27 F27 F27 F27	(unused) (GND) (unuse	$\begin{array}{c} F27\\ F28\\ F29\\ F30\\ F31\\ F32\\ F33\\ F34\\ F35\\ F36\\ G1\\ G2\\ G3\\ G4\\ G5\\ G6\\ G7\\ G8\\ G9\\ G10\\ G11\\ G12\\ G13\\ G14\\ G15\\ G16\\ G17\\ G18\\ G19\\ G20\\ G21\\ G22\\ G23\\ G24\\ G25\\ G26\\ G27\\ G28\\ G29\\ G30\\ \end{array}$	(GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (unused) (unused) (GND) (unused) (unused) (GND) (unused) (unused) (unused) (unuse		(unused) (GND) (unused) (unused) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (TEST11) LB1ACK LB1DAT0 LB1DAT1 LB2DAT2 LB2DAT3 RCLKA1 RCLKA0 REDY VDD GND VDD (TEST14) (unused) (GND) (Unused) (GND) (Unused) (CND) (CND) (Unused) (CND) (CND) (CND) (CND) (CND) (CND) (CND)	H35 H36 J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 J12 J13 J14 J15 J16 J17 J18 J19 J20 J21 J22 J23 J24 J25 J26 J27 J28 J29 J30 J31 J32 J33 J34 J35 K1 K2	(unused) (GND) (unused) (unused) (unused) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (TEST11) DATA10 LB2ACK LB2DAT0 LB2DAT1 GND UDD DRA1 DRA0 ACK PAGE GND VDD DRA1 DRA0 ACK PAGE GND (Unused) (GND) (unused) (GND) (unused) (Unus

FIGURE 4. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 30

		01 and 02						
Case	e outline			Х				
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	
K3 K4 K5 K6 K7 K8 K10 K11 K12 K14 K15 K17 K18 K20 K21 K22 K24 K26 K27 K28 K30 K31 K32 K34 K35 K34 K35 K34 K35 K34 K35 K34 K35 K34 K35 K34 K35 K34 K35 K34 K35 K34 K35 K34 K35 K36 K36 K11 K12 K12 K12 K12 K12 K12 K12	(unused) (GND) (unused) (GND) (unused) (GND) (unused) GND DATA21 DATA11 LB3ACK LB3CLK LB3DAT0 LB3DAT1 LB3DAT2 LB3DAT3 TFSA1 T <u>FSA1</u> T <u>FSA1</u> T <u>FSA1</u> T <u>FSA1</u> T <u>FSA1</u> T <u>FSA1</u> TFSA1 T <u>FSA1</u> CSA LA1ACK LA1CLK LA1DAT0 LA1DAT1 LA1DAT2 LA1DAT3 (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (Unu	L7 L8 L9 L10 L11 L12 L13 L14 L15 L16 L17 L18 L19 L20 L21 L22 L23 L24 L25 L26 L27 L28 L29 L30 L31 L32 L33 L34 L35 L36 M1 M2 M3 M4 M5 M6 M7 M8 M9 M10	(GND) (unused) (TEST10) DATA30 DATA22 DATA12 LB4ACK LB4CLK LB4DAT0 LB4DAT1 LB4DAT2 LB4DAT3 TCLKA1 <u>TCLKA0</u> RESET LA2ACK LA2CLK LA2DAT0 LA2DAT1 LA2DAT2 LA2DAT3 (TEST15) (unused) (GND) (unused) (Unused)	M11 M12 M13 M14 M15 M16 M17 M18 M19 M20 M21 M22 M23 M24 M25 M26 M27 M28 M29 M30 M31 M32 M33 M34 M35 M36 N1 N2 N3 M34 N35 M36 N1 N2 N3 N4 N5 N6 N7 N8 N9 N10 N11 N12 N13 N14	DATA23 DATA13 DATA2 <u>DATA0</u> <u>DMAG1</u> <u>DMAG1</u> DMAR1 DMAR2 VDD DTA1 <u>DTA0</u> CPAA LA3ACK LA3CK LA3CK LA3CK LA3DAT0 LA3DAT1 LA3DAT2 LA3DAT3 VDD (TEST15) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (Unused) (GND) (unused) (Unuse	N15 N16 N17 N18 N20 N21 N22 N23 N24 N25 N26 N27 N28 N29 N30 N31 N32 N33 N34 N35 N36 P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 P11 P12 P13 P14 P15 P16 P17 P18	DMAG2 SBTS (unused) (unused) (unused) (unused) (unused) (unused) (unused) (unused) (A4DAT0 LA4DAT0 LA4DAT1 LA4DAT2 LA4DAT3 GND (Unused) (GND) (unused) (Unus	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 31

Coco outlino		01 and 02						
Case outline		X						
Terminal Termi number symb	nal Terminal ol number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol		
P19 (unus) P20 (unus) P21 (unus) P22 GNI P23 GNI P24 GNI P25 GNI P26 GNI P27 GNI P28 IDA P29 IDA P30 (unus) P31 (GNI P32 (unus) P33 (GNI P34 (unus) P35 (unus) P36 (GNI R1 (GNI R2 (unus) P35 (unus) P36 (GNI R1 (GNI R2 (unus) R3 (unus) R4 (unus) R5 (GNI R1 (GNI R1 DATA R11 DATA R12 DATA R13 DATA R14 GNI	red R23 red R24 red R25 red R26 red R27 red R28 red R29 red R30 red R31 red R32 red R33 red R36 red T3 red T3 red T6 red T7 red T7 red T7 red T7 red T1 red T1 red T1 red T1 red T1 red T1 red T1 red T10 red T13 red T16 red T15 red T16 red T17 red T17 red T10 red T	RPBAMS0MS1MS2MS3IDA0LBOOTA(GND)(unused)(unused)(unused)(unused)(unused)(unused)(unused)(unused)(GND)(unused)(GND)(unused)(GND)(unused)(GND)Unused)(GND)Unused)(GND)DATA35DATA35DATA27DATA17DATA6VDDGNDMDR28ADDR30	$\begin{array}{c} T27\\ T28\\ T29\\ T30\\ T31\\ T32\\ T33\\ T34\\ T35\\ T36\\ U1\\ U2\\ U3\\ U4\\ U5\\ U6\\ U7\\ U8\\ U9\\ U10\\ U11\\ U12\\ U13\\ U44\\ U55\\ U6\\ U7\\ U18\\ U9\\ U10\\ U11\\ U12\\ U13\\ U14\\ U15\\ U16\\ U17\\ U18\\ U19\\ U20\\ U21\\ U22\\ U23\\ U24\\ U25\\ U26\\ U27\\ U28\\ U29\\ U30\\ \end{array}$	ADDR31 IRQA0 EBOOTA GND (GND) (unused) (GND) (unused) (un	U31 U32 U33 U34 U35 U36 V1 V2 V3 V4 V5 V6 V7 V8 V9 V10 V11 V12 V13 V14 V15 V16 V17 V18 V19 V20 V11 V12 V13 V14 V15 V16 V17 V18 V19 V20 V21 V22 V23 V24 V25 V26 V27 V28 V29 V20 V21 V22 V23 V24 V25 V26 V27 V28 V29 V30 V31 V32 V33 V34 V34 V34 V34 V34 V33 V34 V34 V34	(TEST16) (unused) (unused) (unused) (unused) (GND) (GND) (VDD) (VDD) (VDD) (VDD) (VDD) (TEST9) CSB TCLKB1 . DATA45 DATA37 DATA28 DATA19 DATA8 FLAGB0 FLAGB1 FLAGB2 FLAGB3 VDD VDD GND VDD GND VDD BMSA GND ADDR20 ADDR21 ADDR22 ADDR23 FLAGA0 FLAGA1 TIMEXPA (TEST16) (VDD) (VDD) (VDD) (CND) (VDD) (GND)		

FIGURE 4. <u>Terminal connections</u> - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 32

Devi		01 and 02						
Case	e outline		X					
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	
V35 V36 W1 W2 W3 W4 W5 W6 W7 W8 W9 W10 W11 W12 W13 W14 W15 W16 W17 W18 W19 W20 W21 W22 W23 W24 W22 W23 W24 W25 W26 W27 W28 W29 W20 W21 W22 W23 W24 W25 W26 W27 W28 W29 W21 W22 W23 W24 W25 W26 W27 W28 W27 W28 W27 W28 W27 W28 W20 W21 W22 W21 W21 W22 W21 W21 W22 W21 W21	(VDD) (GND) (GND) (VDD) (VDD) (VDD) (VDD) (VDD) (VDD) (TEST8) (GND) DTB1 DATA46 DATA38 DATA29 DATA20 DATA9 (unused) (unused) (unused) (unused) (unused) VDD VDD VDD VDD VDD VDD VDD VDD VDD VD	Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y10 Y11 Y12 Y13 Y14 Y15 Y16 Y17 Y18 Y19 Y20 Y21 Y22 Y23 Y24 Y22 Y23 Y24 Y22 Y23 Y24 Y25 Y26 Y27 Y28 Y29 Y30 Y31 Y32 Y33 Y34 Y35 Y36 AA1 AA2 AA3 AA4 AA5	(unused) (unused) (Unused) (TEST8) <u>VDD</u> <u>SW</u> BR1 DATA<47> DATA<43> DATA<43> DATA<41> DATA<43> (unused) (unused) (unused) (Unused) VDD VDD VDD VDD VDD VDD VDD VDD VDD VD	AA7 AA8 AA9 AA10 AA11 AA12 AA13 AA14 AA15 AA16 AA17 AA18 AA16 AA17 AA18 AA20 AA21 AA22 AA23 AA24 AA25 AA22 AA23 AA24 AA25 AA26 AA27 AA28 AA27 AA28 AA29 AA30 AA31 AA31 AA32 AA33 AA34 AA35 AA36 AB1 AB2 AB3 AB4 AB5 AB6 AB7 AB8 AB9	GND HBR BR2 CPAB DATA44 DATA42 DATA40 (unused) (unused) (unused) GND GND GND GND ADDR8 ADDR9 ADDR10 ADDR11 FLAG01 IRQD1 VDD (GND) (unused) (GND) (unused) (u	AB11 AB12 AB13 AB14 AB15 AB16 AB17 AB18 AB19 AB20 AB21 AB22 AB23 AB24 AB25 AB26 AB27 AB28 AB29 AB30 AB31 AB32 AB33 AB34 AB35 AB36 AC1 AC2 AC3 AC4 AC5 AC6 AC7 AC8 AC9 AC10 AC11 AC12 AC13	RSFC1 RFSC0 TDOB (unused) (GND) (GND) (GND) (GND) VDD VDD VDD VDD VDD VDD ADDR4 ADDR5 ADDR5 ADDR5 ADDR5 ADDR5 ADDR5 (GND) (unused) (GND) (Unused) (GND) (Unused) (GND) (Unused) (GND) (Unused) (GND) (Unused) (GND) (Unused) (GND) (Unused) (GND) (Unused) (GND) (Unused) (CND) (CND) (Unused) (CND) (

FIGURE 4.	Terminal	connections	- Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 33

Device type		01 and 02				
Case outline	Χ					
Terminal Terminal number symbol	Terminal Terminal number symbol	Terminal Terminal number symbol	Terminal number	Terminal symbol		
AC15VDDAC16VDDAC17VDDAC18GNDAC19GNDAC20GNDAC21VDDAC22VDDAC23TIMEXPCAC24ADDR0AC25ADDR1AC26ADDR2AC27ADDR3AC28FLAGD3AC30(unused)AC31(GND)AC32(unused)AC33(GND)AC34(unused)AC35(unused)AC36(GND)AD1(GND)AD2(unused)AC35(unused)AC36(GND)AD1(GND)AD2(unused)AD3(unused)AD4(unused)AD5(GND)AD4(unused)AD5(GND)AD6(unused)AD7(GND)AD8VDDAD9BR5AD10FLAGC1AD11DRC1AD12DRC0AD13CPACAD14CSCAD15EMUAD16(GND)AD17TMSAD18TRST	AD19RFSD1AD20RFSD0AD21BMSBCDAD22LD1ACKAD23LD1CLKAD24LD1DAT0AD25LD1DAT1AD26LD1DAT2AD27LD1AT3AD28TIMEXPDAD29GNDAD30(GND)AD31(unused)AD32(GND)AD33(unused)AD34(unused)AD35(unused)AD36(GND)AE1(GND)AE2(unused)AE3(unused)AE4(GND)AE5(unused)AE4(GND)AE5(unused)AE4(GND)AE5(unused)AE4CIDD)AE5LD1ACKAE10FLAGC2AE11TFSC1AE12TFSC0AE13LC1ACKAE14LC1CLKAE15LC1DAT0AE16LC1DAT1AE17LC1AT1AE17LC1AT2AE18LC1DAT3AE19RCLKD1AE20RCLKD1AE21WRAE22LD2ACK	AE23 LD2CLK AE24 LD2DAT0 AE25 LD2DAT1 AE26 LD2DAT2 AE27 LD2DAT3 AE28 VDD AE29 (TEST2) AE30 (unused) AE31 (GND) AE32 (unused) AE33 (GND) AE34 (unused) AE35 (unused) AE36 (GND) AE37 (unused) AF3 (unused) AF3 (unused) AF5 (GND) AF4 (unused) AF5 (GND) AF6 (unused) AF7 (GND) AF8 (unused) AF7 (GND) AF8 (unused) AF7 (GND) AF8 (unused) AF7 (GND) AF8 (unused) AF9 (TEST7) AF10 FLAGC3 AF11 TCLKC1 AF12 TCLKC0 <	AF27 AF28 AF29 AF30 AF31 AF32 AF33 AF34 AF35 AF36 AG1 AG2 AG3 AG4 AG5 AG6 AG7 AG8 AG9 AG10 AG11 AG12 AG13 AG14 AG15 AG16 AG17 AG18 AG19 AG20 AG21 AG22 AG23 AG24 AG25 AG26 AG27 AG28 AG29 AG30	LD3DAT3 (TEST2) (unused) (GND) (unused) (unused) (unused) (unused) (unused) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (Unused) (GND) (Unused) TFSD1 (UNUSED)		

TOORE 4. Terminal connections - Continued	FIGURE 4.	Terminal	connections	- Cor	ntinued
---	-----------	----------	-------------	-------	---------

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 34

Case Terminal number AG31 AG32 AG33 AG34 AG35 AG36	outline Terminal symbol	Terminal number	Terminal		Х		
Terminal number AG31 AG32 AG33 AG34 AG35 AG36	Terminal symbol	Terminal number	Terminal				
AG31 AG32 AG33 AG34 AG35 AG36			symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
AH1 AH2 AH3 AH4 AH5 AH6 AH7 AH8 AH9 AH10 AH11 AH12 AH13 AH14 AH15 AH16 AH17 AH18 AH16 AH17 AH18 AH19 AH20 AH21 AH22 AH22 AH23 AH24 AH25 AH26 AH27 AH28	(GND) (unused) (GND) (unused) (GND) (GND) (unused) (unused) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (TEST6) VDD LC3ACK LC3DAT0 LC3DAT1 LC3DAT1 LC3DAT1 LC3DAT1 LC3DAT2 LC3DAT3 TCLKD0 IDD0 IDD1 IDD2 EBOOTBCD TDOC (TEST3) (unused) (GND)	AH35 AH36 AJ1 AJ2 AJ3 AJ4 AJ5 AJ6 AJ7 AJ8 AJ9 AJ10 AJ11 AJ12 AJ13 AJ14 AJ12 AJ13 AJ14 AJ15 AJ16 AJ17 AJ18 AJ16 AJ17 AJ18 AJ10 AJ21 AJ22 AJ23 AJ24 AJ25 AJ26 AJ27 AJ28 AJ26 AJ27 AJ28 AJ29 AJ20 AJ21 AJ22 AJ23 AJ24 AJ25 AJ26 AJ27 AJ28 AJ20 AJ21 AJ22 AJ23 AJ24 AJ23 AJ24 AJ23 AJ24 AJ23 AJ24 AJ23 AJ24 AJ23 AJ24 AJ23 AJ24 AJ23 AJ24 AJ23 AJ24 AJ23 AJ24 AJ23 AJ24 AJ23 AJ24 AJ23 AJ24 AJ23 AJ24 AJ26 AJ27 AJ28 AJ20 AJ21 AJ22 AJ23 AJ24 AJ33 AJ24 AJ33 AJ24 AJ33 AJ24 AJ33 AJ24 AJ33 AJ24 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ33 AJ34 AJ34	symbol (unused) (GND) (unused) (unused) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (TEST6) LC4ACK LC4DAT0 LC4DAT1 LC4DAT1 LC4DAT2 LC4DAT3 DTD1 DTD0 CPAD TD0 LBOOTBCD TCK (TEST3) (unused) (GND) (unused) (GND) (unused) (GND)	number AK3 AK4 AK5 AK6 AK7 AK8 AK9 AK10 AK11 AK12 AK13 AK14 AK15 AK16 AK17 AK18 AK16 AK17 AK18 AK19 AK20 AK21 AK20 AK21 AK22 AK23 AK24 AK25 AK26 AK27 AK28 AK26 AK27 AK28 AK26 AK31 AK32 AK33 AK35 AK35 AK36	symbol (unused) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) VDD GND VDD GND VDD GND (GND) (unused) (Unused) (Unus	number AL7 AL8 AL9 AL10 AL11 AL12 AL13 AL14 AL15 AL16 AL17 AL16 AL17 AL18 AL19 AL20 AL21 AL22 AL23 AL24 AL25 AL26 AL27 AL28 AL27 AL28 AL29 AL30 AL31 AL32 AL33 AL34 AL35 AL36 AM1 AM2 AM3 AM4	symbol (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (TEST5) (TEST5) (TEST4) (TEST4) (TEST4) (TEST4) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (GND) (unused) (Unus
AH29 AH30	(unused) (GND)	AJ33 AJ34	(GND) (unused)	AL1 AL2	(GND) (unused)	AM5 AM6	(GND) (unused)
AH31 AH32 AH33	(unused) (GND) (unused)	AJ35 AJ36 AK1	(unused) (GND) (GND)	AL3 AL4 AL5	(unused) (GND) (unused)	AM7 AM8 AM9	(GND) (unused) (GND)

FIGURE 4. <u>Terminal connections</u> - Continued.

	0175		
STANDARD MICROCIRCUIT DRAWING	A SIZE		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 35

Devi	ce type			01 ;	and 02		
Case	outline				Х		
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Terminal symbol
				4.004	(usus ad)	4007	(usual a d)
AM11	(GND)	AN16	(GND)	AP21	(unused)		(unused)
	(unused)		(unused)		(unused)		(unused)
AIVI 13	(GND)			AF23 AP24	(unused)	AR29 AR20	(unused)
		AN19	(VDD)		(unused)	AR30 AP21	(unused)
AM15	(GND)			AF20	(unused)	AR31 AB22	(unused)
	(unused)		(GND)		(unused)	AR32 AP22	(unused)
	(unused)				(unused)	AR33 AP24	(unused)
AIVI18		AN23	(GND)	AP20	(unused)	AR34 AP25	
AM20	(UDV)			AF29 AP20	(unused)	AR35 AT2	(GND)
	(unused)	AN25	(GND)	AF30 AD21	(unused)	AT3 AT4	
AM21	(unused)			AFSI	(unused)	A14 AT5	
AIVIZZ	(GND)		(GND)	AP32		ATS ATC	
AIVIZ3				AF33	(UND)	AT0 AT7	(GND)
	(GND)	AN29		AF 34			(GND)
AIVI25				AF33 AP26			(GND)
	(GND)	ANO	(GND)	AF30	(GND)	AT9 AT10	(GND)
	(unused)	AN32			(UND)	AT10 AT11	(GND)
	(GND)	AN33	(Unusod)		(unused)	AT12	(GND)
AN20		AN34 AN25	(unused)		(unused)	AT12 AT13	(GND)
ANDI	(UND)	ANDO		ARS	(unused)	AT13 AT14	(GND)
ANDO			(GND)		(unused)	AT14 AT15	(GND)
ANDO	(UND)		(GND)		(unused)	AT15 AT16	(GND)
ANDA	(unused)		(Upusod)		(unused)	AT10 AT17	(GND)
AN25	(unused)			AR9 AP10	(unused)	AT18	(GND)
AN26			(UDU)	AR10 AR11	(unused)	AT10 AT10	(GND)
	(GND)	APS AP6	(unused)		(unused)	AT20	(GND)
	(Unused)		(unused)		(unused)	ΔT21	(GND)
	(unused)		(unused)	AR13 AR14	(unused)	AT22	(GND)
	(GND)		(unused)	AR15	(unused)	AT23	(GND)
	(unused)	ΔP10	(unused)	AR16	(unused)	AT24	(GND)
	(GND)	AP11	(unused)	AR17	(unused)	AT25	(GND)
	(unused)	AP12	(unused)	AR18	(unused)	AT26	(GND)
AN8	(GND)	AP13	(unused)	AR19	(unused)	AT27	(GND)
ANG	(unused)	AP14	(unused)	AR20	(unused)	AT28	(GND)
AN10	(GND)	AP15	(unused)	AR21	(unused)	AT29	(GND)
AN11	(unused)	AP16	(unused)	AR22	(unused)	AT30	(GND)
AN12	(GND)	AP17	(unused)	AR23	(unused)	AT31	(GND)
AN13	(unused)	AP18	(GND)	AR24	(unused)	AT32	(GND)
AN14	(GND)	AP19		AR25	(unused)	AT33	(GND)
AN115		AP20	(upused)	AR26	(unused)	AT34	(GND)

NOTE:

Terminal symbols encolsed within parentheses are redundant pins beyond the standard package 452 leads. These are not required to be connected. Pins labeled "(unused)" are not electrically connected. Pins labeled (VDD) and (GND) are redundant power and ground connections. Pins labeled (TESTn), n = 1 through 16, are daisy chain test pin pairs.

FIGURE 4. Terminal connections - Continued.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98003
		REVISION LEVEL	SHEET 36



























APR 97





TABLE II. Electrical test requirements.

MIL-PRF-38534 test requirements	Subgroups (in accordance with MIL-PRF-38534, group A test table)
Interim electrical parameters	Paragraph 4.2.b
Final electrical parameters	Paragraph 4.2.b*, 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11
Group C end-point electrical parameters	1, 7, 9
End-point electrical parameters for radiation hardness assurance (RHA) devices	Not applicable

* PDA applies to paragraph 4.2.b, functional testing.

4.3 <u>Conformance and periodic inspections</u>. Conformance inspection (CI) and periodic inspection (PI) shall be in accordance with MIL-PRF-38534 and as specified herein.

4.3.1 <u>Group A inspection (CI)</u>. Group A inspection shall be in accordance with MIL-PRF-38534 and as follows:

- a. Tests shall be as specified in table II herein.
- b. Subgroups 4, 5, and 6 shall be omitted.
- c. Subgroups 7 and 8 shall include verification of the functionality of the device.
- 4.3.2 Group B inspection (PI). Group B inspection shall be in accordance with MIL-PRF-38534.
- 4.3.3 Group C inspection (PI). Group C inspection shall be in accordance with MIL-PRF-38534 and as follows:
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. Steady-state life test, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to either DSCC-VA or the acquiring activity upon request. Also, the test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - (2) T_C as specified in accordance with table I of method 1005 of MIL-STD-883.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.3.4 Group D inspection (PI). Group D inspection shall be in accordance with MIL-PRF-38534.
- 4.3.5 <u>Radiation hardness assurance (RHA) insepction</u>. RHA inspection is currently not applicable to this drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 52

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38534.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, P. O. Box 3990, Columbus, Ohio 43216-5000, or telephone (614) 692-0512.

6.6 <u>Sources of supply</u>. Sources of supply are listed in MIL-HDBK-103 and QML-38534. The vendors listed in MIL-HDBK-103 and QML-38534 have submitted a certificate of compliance (see 3.7 herein) to DSCC-VA and have agreed to this drawing.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98003
		REVISION LEVEL	SHEET 53

		TABLE III. <u>F</u>	Pin functions.				
Terminal symbol	Type <u>1</u> /		Funct	lion			
ADDR31-0	I/O/T	External Bus Address. (Commexternal memory and peripher outputs addresses for read/wriprocessors. The module input master is reading or writing the	External Bus Address. (Common to all processors). The module outputs addresses for external memory and peripherals on these pins. In a multiprocessor system, the bus master putputs addresses for read/writes on the internal memory or IOP registers of slave processors. The module inputs addresses when a host processor or multiprocessing bus master is reading or writing the internal memory or IOP registers of internal processors.				
DATA47-0	I/O/T	External Bus DATA. (Commo instructions on these pins. 32 data is transferred over bits 47 is transferred over bits 47 - 8 c 16 of the bus. In PROM boot p resistors on unused DATA pin	External Bus DATA. (Common to all processors). The module inputs and outputs data and nstructions on these pins. 32-bit single-precision floating-point data and 32-bit fixed-point data is transferred over bits 47 - 16 of the bus. 40-bit extended-precision floating-point data s transferred over bits 47 - 8 of the bus. 16-bit short word data is transferred over bits 31 - 16 of the bus. In PROM boot mode, 8-bit data is transferred over bits 23 - 16. Pull-up resistors on unused DATA pins are not necessary.				
MS3-0	0/Т	Memory Select Lines. (Comm selects for the corresponding B in the individual processors sy decoded memory address line When no external memory acc however, when a <u>con</u> ditional n condition is true. MS0 can be memory (Bank 0). In multiproc	Memory Select Lines. (Common to all processors). These lines are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined n the individual processors system control registers (SYSCON). The MS3-0 lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the MS3-0 lines are inactive; they are active, nowever, when a conditional memory access instruction is executed, whether or not the condition is true. MS0 can be used with the PAGE signal to implement a bank of DRAM memory (Bank 0). In multiprocessing system, the MS3-0 lines are output by the bus master.				
RD	I/O/T	Memory Read Strobe. (Common to all processors). This pin is asserted (low) when the processor reads from external devices or when the internal memory of inter <u>nal</u> processors is being accessed. External devices (including other processors) <u>m</u> ust assert RD to read from the processors internal memory. In a multiprocessing system, RD is output by the bus master and is input by all other processors.					
WR	I/O/T	Memory Write Strobe. (Common to all processors). This pin is asserted (low) when the processor writes from external devices or when the internal memory of inter <u>nal</u> processors is being accessed. External devices (including other processors) <u>must assert WR to write from the processors internal memory</u> . In a multiprocessing system, WR is output by the bus master and is input by all other processors.					
PAGE	0/Т	DRAM Page Boundary. (Common to all processors). The module asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the individual processor's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system, PAGE is output by the bus master.					
ADRCLK	O/T	Clock Output Reference. (Cor ADRCLK is output by the bus	mmon to all proce master.	essors). In a multiprocessin	ng system,		
SWI/O/TSynchronous Write Select. (Common to all processors). This signal is used to interface the processor to synchronous memory devices (including other processors). The module asserts SW (low) to provide an early indication of an impending write cycle, which can be aborted if WR is not later asserted (e.g. in a conditional write instruction). In a multiprocessing system, SW is output by the bus master and is input by all other processors to detemine if the multiprocessor memory access is a read or write. SW is asserted at the same time as the address output. A host processor using synchronous writes must assert this pin when writing to module.					ed to interface the he module asserts can be aborted if processing system, emine if the ame time as the his pin when		
See footnotes at	end of table.						
	STANE	DARD IT DRAWING	SIZE A		5962-98003		
DEFEN	SE SUPPLY C DLUMBUS, OF	ENTER COLUMBUS IIO 43216-5000		REVISION LEVEL	SHEET 54		

TABLE III. Pin functions - Continued.						
Terminal symbol	Type <u>1</u> /		Function			
ACK	I/O/S	Memory Acknowledge. (Comr (low) to add wait states to an e controllers, or other peripheral module deasserts ACK, as an internal memory. In a multipro ACK input to add wait state(s) keeper latch on its ACK pin the	Memory Acknowledge. (Common to all processors). External devices can deassert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The module deasserts ACK, as an output, to add wait states to a synchronous access of its internal memory. In a multiprocessing system, a slave processor deasserts the bus master's ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its ACK pin that maintains the input at the level it was last driven to.			
SBTS	I/S	Suspend Bus Three State. (C SBTS (low) to place the extern imped <u>ence</u> state for the follow while <u>SBT</u> S is asserted, th <u>e pr</u> until SBTS is deasserted. SB ⁻ module deadlock, or used with	ommon to all proc nal bus address, d ing cycle. If the n occessor will halt a TS should only be n a DRAM controll	cessors). External devices lata, selects, and strobes in nodule attempts to access and the memory access will used to recover from the h er.	can assert a high external memory I not be completed lost processor/ the	
HBR	I/A	Host Bus Request. (Common request control of the module's system, the processor that is b relinquish the bus, <u>the</u> process impedance state. HBR has pr multiprocessing system.	Host Bus Request. (Common to all processors). Mu <u>st b</u> e asserted by a host processor to request control of the module's external bus. When HBR is asserted in a <u>multiprocessor</u> system, the processor that is bus master will relinquish the bus and assert HBG. To relinquish the bus, <u>the processor</u> places the address, data, select, and strobe lines in a high impedance state. HBR has priority over all processor bus requests (BR 6-1) in a multiprocessing system.			
HBG	I/O	Host Bus Grant. (Common to all processors). Acknowledges an HBR bus request, indicating that the host processor may take control of the external bus. HBG is asserted (held low) by the module until HBR is released. In a multiprocessing system, HBG is output by the processor bus master and is monitored by all others.				
CSA	I/A	Chip Select. Asserted by host	Chip Select. Asserted by host processor to select processor-A.			
CSB	I/A	Chip Select. Asserted by host processor to select processor-B.				
csc	I/A	Chip Select. Asserted by host processor to select processor-C.				
CSD	I/A	Chip Select. Asserted by host	Chip Select. Asserted by host processor to select processor-D.			
REDY (O/D)	0	Host Bus Acknowledge. (Common to all processors). The module deasserts REDY (low) to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREDY bit of SYSON register of indiviual processors to be active drive (A/D). REDY will only be output if the CS and HBR inputs are asserted.				
BR6-1	BR6-1 I/O/S Multiprocessing Bus Requests. (Common to all processor). Used by multiprocessing processors to arbitrate for bus mastership. A processor only drives its own BRx line (corresponding to the value of its ID2-0 inputs) and monitors all others. In a multiprocessing system with less than six processors the unused BRx pins should be pulled high; BR4-1 must not be pulled high or low because they are outputs.				i <u>pro</u> cessing n BRx line a multi <u>pro</u> cessing d high; BR4-1	
See footnotes at end of table.						
		DARD IT DRAWING	SIZE A		5962-98003	
DEFENS	SE SUPPLY C DLUMBUS, OH	ENTER COLUMBUS IIO 43216-5000		REVISION LEVEL	SHEET 55	

	TABLE III. Pin functions - Continued.						
Terminal symbol	Type <u>1</u> /		Function				
IDy2-0	I	Multiprocessing ID. (Individual multiprocessing bus request (I corresponds to BR1, ID = 010 single processor systems. Th be hardwired or only changed	Multiprocessing ID. (Individual ID2-0 from $y = processor-A, -B, -C, -D$). Determines which nultiprocessing bus request (BR1 - BR6) is used by the individual processors. ID = 001 corresponds to BR1, ID = 010 corresponds to BR2 and so on. ID = 000 is reserved for single processor systems. These lines are a system configuration selection, which should be hardwired or only changed at reset.				
RPBA	I/S	Rotating Priority Bus Arbitratic rotating priority fot multiproces priority is selected. This signa same value on every processo must be changed in the same	Rotating Priority Bus Arbitration Select. (Common to all processors). When RPBA is high, otating priority fot multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection that must be set to the same value on every processor. If the value of RPBA is changed during system operation, i must be changed in the same CLKIN cycle on every processor.				
CPAy (O/D)	I/O	Core Priority Access (y = proc processor of a <u>bus</u> slave to int external bus. CPA is an open if this function is r <u>equi</u> red. The individually. The CPA pin ha <u>s</u> not required in a system, the C	essor-A, -B, -C, -E errupt background d <u>rain</u> output that e CPA pin of each <u>an</u> internal 5 koh CPA pin should be	D). Asserting its CPA pin a d DMA transfers and gain a is connected to all process n internal processor is broug m pull-up resistor. If core a e left unconnected.	llows the core access to the ors in the system, ght out access priority is		
DTy0	O/T	Data Transmit (y = processor up resistors.	Data Transmit (y = processor -A, -B, -C, -D). DT pin has four parallel 50 kohm internal pull- up resistors.				
DRy0	I	Data Receive (y = processor -A, -B, -C, -D). DR pin has four parallel 50 kohm internal pull- up resistors.					
TCLKy0	I/O	Transmit Clock (y = processor -A, -B, -C, -D). TCLK pin has four parallel 50 kohm internal pull-up resistors.					
RCLKy0	I/O	Receiver Clock (y = processor -A, -B, -C, -D). RCLK pin has four parallel 50 kohm internal pull-up resistors.					
TFSy0	I/O	Transmit Frame Sync (y = pro	Transmit Frame Sync (y = processor -A, -B, -C, -D).				
RFSy0	I/O	Receiver Frame Sync (y = pro	cessor -A, -B, -C,	-D).			
DTy1	O/T	Data Transmit (Serial port 1 in kohm internal pull-up resistor.	dividual from proc	cessor-A, -B, -C, -D). Each	DT pin has a 50		
DRy1	I	Data Receive (Serial port 1 in kohm internal pull-up resistor.	dividual from proc	essor-A, -B, -C, -D). Each	DR pin has a 50		
TCLKy1	I/O	Transmit Clock (Serial port 1 i 50 kohm internal pull-up resist	ndividual from pro tor.	ocessor-A, -B, -C, -D). Eacl	h TCLK pin has a		
RCLKy1	I/O	Receive Clock (Serial port 1 ir 50 kohm internal pull-up resist	ndividual from prod tor.	cessor-A, -B, -C, -D). Each	RCLK pin has a		
TFSy1	I/O	Transmit Frame Sync (Serial	oort 1 individual fro	om processor-A, -B, -C, -D)).		
RFSy1	I/O	Receive Frame Sync (Serial	oort 1 individual fro	om processor-A, -B, -C, -D)).		
See footnotes at	end of table.	•					
			SIZE A		5962-98003		
DEFENS	SE SUPPLY C DLUMBUS, OF	ENTER COLUMBUS		REVISION LEVEL	SHEET 56		

		TABLE III. Pin fun	ections - Continue	d.			
Terminal symbol	Туре <u>1</u> /		Func	tion			
FLAGy3-0	I/O/A	FLAG Pins. (FLAG3-0 individual from processor-A, -B, -C, and -D). Each is configured by control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.					
IRQy2-0	I/A	Interrupt Request Lines. (Inc edge-triggered or level-sensit	Interrupt Request Lines. (Individual IRQ2-0 from $y = processor-A, -B, -C, -D$). May be either edge-triggered or level-sensitive.				
DMAR1	I/A	DMA Request 1 (DMA Chanr	DMA Request 1 (DMA Channel 7). Common to processor-A, -B, -C, -D.				
DMAR2	I/A	DMA Request 1 (DMA Chanr	nel 8). Common te	o processor-A, -B, -C, -D.			
DMAG1	O/T	DMA Grant 1 (DMA Channel	7). Common to p	rocessor-A, -B, -C, -D.			
DMAG2	O/T	DMA Grant 2 (DMA Channel	8). Common to p	rocessor-A, -B, -C, -D.			
LyxCLK	I/O	Link Port Clock (y = processor-A, -B, -C, -D; x = Link Ports 1, 2, 3, 4), $2/$. Each LyxCLK pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.					
LyxDAT3-0	I/O	Link Port Data (y = processor-A, -B, -C, -D; x = Link Ports 1, 2, 3, 4), $2/$. Each LyxDAT pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.					
LyxACK	I/O	Link Port Acknowledge (y = processor-A, -B, -C, -D; x = Link Ports 1, 2, 3, 4), $2/$. Each LyxACK pin has a 50 kohm internal pull-up resistor which is enabled or disabled by the LPDRD bit of the LCOM register, of the processor.					
BMSA	I/O/T <u>3</u> /	Boot Memory Select. Output: Used as chip select for boot <u>EP</u> ROM devices (when EBOOTA = 1, LBOOTA = 0). In a multiprocessor system, BMS is output by the bus master. Input: When low, indicates that no booting will occur and that processor-A will begin executing instructions from external memory. See table in note 3. This input is a system configuration selection which should be hardwired.					
EBOOTA	I	EPROM Boot Select. (processor-A) When EBOOTA is high, processor- <u>A is configured</u> for booting from an 8-bit EPROM. When EBOOTA is low, the LBOOTA and BMSA inputs determine booting mode for processor-A. See table in note 3. This signal is a configuration selection which should be hardwired					
LBOOTA	I	Link Boot. When LBOOTA is LBOOTA is low, processor-A table in note 3. This signal is	high, processor- is configured for l a system configu	A is configured for link port host processor booting or r iration selection which sho	booting. When no booting. See uld be hardwired.		
See footnotes at	end of table.						
	STAND MICROCIRCUI	OARD T DRAWING	SIZE A		5962-98003		
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISION LEVEL	SHEET 57		

TABLE III. Pin functions - Continued.						
Terminal symbol	Type <u>1</u> /		Func	tion		
EBOOTBCD	I	EPROM Boot Select. (Common to processor-B, -C, -D). When EBOOTBCD is high, processor-B, -C, -D are configured for booting from an 8-bit EPROM. When EBOOTBCD is low, the LBOOTBCD and BMSBCD inputs determine booting mode for processor-B, -C, and -D. See table in note 3. This signal is a system configuration selection which should be hardwired.				
LBOOTBCD	I	LINK Boot. (Common to processor-B, -C, -D). When LBOOTBCD is high, processor-B, -C, -D are configured for link port booting. When LBOOTBCD is low, multiprocessor-B, -C, -D are configured for host processor booting or no booting. See table in note 3. This signal is a system configuration selection which should be hardwired.				
BMSBCD	I/O/T <u>3</u> /	Boot Memory Select. Output EBOOTBCD = 1, LBOOTBCI master. Input: When low, in- will begin executing instruction system configuration selection	Boot Memory Select. Output: Used as chip select for boot EPRO <u>M d</u> evices (when EBOOTBCD = 1, LBOOTBCD = 0). In a multiprocessor system, BMS is output by the bus master. Input: When low, indicates that no booting will occur and that processor-B, -C, -D will begin executing instructions from external memory. See table in note 3. This input is a system configuration selection which should be hardwired.			
TIMEXPy	0	Timer Expired. (Individual TI cycles when the timer is enabled	MEXP from y = pr bled and t _{count} de	ocessor-A, -B, -C, -D). Assectements to zero.	serted for four	
CLKIN	I	Clock In. (Common to all processors). External clock input to the module. The instruction cycle rate is equal to CLKIN. CLKIN may not be halted, changed, or operated below the minimum specified frequency.				
RESET	I/A	Module Reset. (Common to all processors). Resets the module to a known state. This input must be asserted (low) at power-up.				
тск	I	Test Clock (JTAG). (Common to all processors). Provides an asynchronous clock for JTAG boundary scan.				
TMS	I/S	Test Mode Select (JTAG). (Common to all processors). Used to control the test state machine. TMS has four parallel 20 kohm internal pull-up resistors.				
TDI	I/S	Test Data Input (JTAG). Provides serial data for the boundary scan logic chain starting at processor-A. TDI has a 20 kohm pull-up resistor.				
TDO	0	Test Data Output (JTAG). Se processor-D.	erial scan output o	of the boundary scan chain	path, from	
TRST	I/A	Test Reset (JTAG). Common to all processors). Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held low for proper operation of the module. TRST has four parallel 20 kohm internal pull-up resistors.				
EMU(O/D)	0	Emulation Status. (Common module's target board test co	to all processors). onnector only.	Pin AD15 must be conne	cted to the	
VDD	Р	Power Supply. Nominally +5.	0 V dc.			
GND	G	Power supply returns. The lid	to the module is	electrically connected to G	ND.	
See footnotes on	the following pa	age.				
			0.75	[[
1	STAND/ MICROCIRCUIT	ARD DRAWING			5962-98003	
DEFENS	MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVISION LEVEL	SHEET 58	

TABLE III. Pin functions - Continued.

NOTES:

<u>1</u>/ Type: A = asynchronous, A/D = active drive, G = ground, I = input, O = output, O/D = open drain, P = power supply, S = synchronous, T = three state (when SBTS is asserted, or when the module is a bus slave).

Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN(or to TCK forTRST).

Unused inputs should be tied or pulled to VDD o<u>r GN</u>D, except for ADDR31-0, DATA47-0, FLAG3-0, SW, and inputs that have internal pull-up or pull-down resistors (CPA, ACK, DTx, DRx, TCLKx, RCLKx, LxDAT3-0, LxCLK, LxACK, TMS, and TDI) - these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

ID pins are hardwired internally.

- 2/ LINK PORTS 0 and 5 are connected internally between processors -A, -B, -C, and -D.
- $\underline{3}$ Three statable only in EPROM boot mode (when \overline{BMS} is an output).

EBOOT	LBOOT	BMS	Booting Mode
1	0	output	EPROM (connect BMS to EPROM chip select)
0	0	1 (input)	Host processor
0	1	1 (input)	Link port
0	0	0 (input)	No booting. Processor executes from external memory.
0	1	0 (input)	Reserved
1	1	x (input)	Reserved

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98003
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 59

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 99-12-01

Approved sources of supply for SMD 5962-98003 are listed below for immediate acquisition only and shall be added to MIL-HDBK-103 and QML-38534 during the next revision. MIL-HDBK-103 and QML-38534 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38534.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9800301HXA <u>3</u> /	24355	AD14160BB/QML-4
5962-9800302HXA	24355	AD14160TB/QML-4

- 1/ The lead finish shown for each PIN, representing a hermetic package, is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- 2/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ Inactive for new design. Not available from a QML-38534 manufacturer.

Vendor CAGE <u>number</u>

24355

Vendor name and address

Analog Devices RT 1 Industrial Park P. O. Box 9106 Norwood, MA 02062 Point of contact: 7910 Triad Center Drive Greensboro, NC 27409-9605

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in this information bulletin.