

# ISD8102 / ISD8104

### 2W Class AB Audio Amplifier

### with Chip Enable

i) ISD8102 - Earphone Sense IN (SE / Diff)

ii) ISD8104 - Differential Input pair

#### **GENERAL DESCRIPTION** 1

The ISD8102/ ISD8104 are a general purpose analog audio amplifier, capable of driving a  $4\Omega$  load with up to 2Wrms output power. This device includes output current limiting, chip enable, low standby current and excellent pop-and-click suppression.

Also included is the ability to configure the input as either single-ended or differential. Internal resistors set the device to have default 20dB gain (ISD8102/ISD8104), and with external resistors any gain less than this can be achieved. The device is unity gain stable, including use with external feedback resistors and external capacitors as may be optionally used for implementing simple filtering functions.

#### ISD8102:

The ISD8102 output can be configured to drive either single ended or bridge tied loads (BTL). The Mode pin controls which configuration is active. This function is useful when using the IDS8102 to alternate between driving a speaker or a mono earpiece which is connected through a shorting phone jack. The Mode pin is connected to the normally closed pin of the shorting phone jack (see figure 3.1). When nothing is plugged into the jack, the external resistor holds the Mode pin low, enabling BTL mode. When a plug is inserted, the switch is opened and the mode pin goes to 1/2 VDD, as controlled by the resistor divider, putting the amplifier into single ended mode. Note that in this example, the speaker remains connected in both cases.

#### ISD8104:

The ISD8104 has differential inputs and can be configured to accept either single ended or differential signals.

- 2 -

Preliminary Data Sheet Rev 1.2

### **2** FEATURES

- Wide power supply range and excellent standby current

   2.0Vdc - 6.8Vdc operation
  - o <1uA standby current</p>
- High output power (capless BTL configuration)
  - $\circ~$  Up to 2W output into 4 $\Omega$  load (<10% distortion) with 6.8Vdc supply voltage
  - < 0.1% distortion at 600mW into 8-ohms with 5Vdc supply voltage
- Excellent pop-and-click performance

   Low to inaudible pop/click using Chip Enable
- Single-Ended or Differential signal inputs


   > 75dB common mode rejection in differential mode
  - $\circ$  > 70dB power supply noise rejection
- Very fast start-up time
  - Less than 1msec when using Chip Enable
- Current limiting for over-current conditions
- Package options: Pb-free SOP-8, SOP-8 (Ex-Pad)
- Less BOM cost / Easy PCB layout
- Temperature Range: -40°C to +85°C


#### Applications:

- Toys
- Feature Phones
- Portable Game Consoles
- GPS
- Portable Speakers
- Boom Box
- White Goods

### **3 BLOCK DIAGRAM**

3.1 ISD8102 WITH EARPIECE SENSE INPUT(PIN 3 = SE / BTL MODE)







#### 3.2



#### **4 PINOUT CONFIGURATION: SOP-8** Shutdown VOUTN 8 ISD8102 VREF **GND** SOP-8 MODE VDD 6 3 S-suffix optional thermal Ex\_ Pad VIN VOUTP 5 Figure 4-1 ISD8102 8-Lead SOP Pin Configuration CE VOUTN 8 ISD8104 VREF **GND**





### **5 PIN DESCRIPTION**

Pin Number	Pin Name	I/O	Function
1	Shutdown	I	Shutdown (Low = Chip Power Up / High = Chip Power Down)
2	VREF	0	Internal Reference Voltage (1/2 Vdd)
3	MODE	I	Single-Ended / Differential Output Logic Control
4	VIN	I	Inverting Signal Input
5	VOUTP	0	Non-Inverting Speaker Output
6	VDD	I	Supply Voltage
7	GND	I	Ground
8	VOUTN	0	Inverting Speaker Output
9	Ex-Pad	I	Thermal Tab (must be connected to Vss, SOP-8 package, only)

Table 5-1 ISD8102 8-Lead SOP Pin Description

Pin Number	Pin Name	I/O	Function				
1	CE	I	Chip Enable				
2	VREF	0	nternal Reference Voltage (1/2 Vdd)				
3	VIP	Ι	Non-Inverting Signal Input				
4	VIN	Ι	Inverting Signal Input				
5	VOUTP	0	Non-Inverting Speaker Output				
6	VDD	I	Supply Voltage				
7	GND	I	Ground				
8	VOUTN	0	Inverting Speaker Output				
9	Ex-Pad	I	Thermal Tab (must be connected to Vss, SOP-8 package, only)				

Table 5-2 ISD8104 8-Lead SOP Pin Description

### **6 ELECTRICAL CHARACTERISTICS**

#### 6.1 **OPERATING CONDITIONS**

**OPERATING CONDITIONS (DIE)** 

CONDITIONS	VALUES
Operating temperature range <sup>1</sup>	-40°C to +85°C
Supply voltage (V <sub>DD</sub> )	+2.0V to +6.8V
Ground voltage (V <sub>SS</sub> )	0V
Input voltage (V <sub>DD</sub> )	Vss to V <sub>DD</sub>
Voltage applied to any pins	$(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$

#### OPERATING CONDITIONS (INDUSTRIAL PACKAGED PARTS)

CONDITIONS	VALUES
Operating temperature range (Case temperature) <sup>1</sup>	-40°C to +85°C
Supply voltage (V <sub>DD</sub> )	+2.0V to +6.8V
Ground voltage (V <sub>SS</sub> )	0V
Input voltage (V <sub>DD</sub> )	Vss to V <sub>DD</sub>
Voltage applied to any pins	$(V_{SS} - 0.3V)$ to $(V_{DD} + 0.3V)$

Notes: <sup>[1]</sup> Conditions  $V_{DD}$ =5V,  $T_A$ =25°C unless otherwise stated. Die temperature must at all times be kept less than 125°C by appropriate thermal design of the system.

#### 6.2 DC PARAMETERS

PARAMETER	SYMBOL	MIN	<b>TYP</b> <sup>[1]</sup>	МАХ	UNITS	CONDITIONS
Supply Voltage	V <sub>DD</sub>	2.0		6.8	V	
Operating Current	I <sub>DD</sub>		2.6		mA	V <sub>DD</sub> = 5V, no load
Standby Current	I <sub>SB</sub>		0.1	1	μA	V <sub>DD</sub> = 5V
CE input resistance			20k		Ω	Internal pull-down @ 0dB
CE input current			120		μA	CE=2.3V, V <sub>DD</sub> = 5V
CE threshold enabled	V <sub>ENL</sub>		0.9		V	All supply voltages
CE threshold standby	V <sub>ENH</sub>		1.5		V	All supply voltages
VREF Reference Voltage	8.2		V <sub>DD</sub> /2		V	

Notes: <sup>[1]</sup> Conditions  $V_{DD}$ =5V,  $T_A$ =25°C unless otherwise stated. Die temperature must at all times be kept less than 125°C by appropriate thermal design of the system.

#### 6.3 AC PARAMETERS

#### 6.3.1 Analog Characteristics; Cref = 1uF / Cvdd = 1uF

	1	1.00			
SYMBOL	MIN	ТҮР	MAX	UNITS	CONDITIONS
		0.3 - 6.5	0.2	V	Vdd = 6.8Vdc
		0.3 – 3.4	XD	V	Vdd = 3.7Vdc
		0.3 - 1.7	YG	V	Vdd = 2.0Vdc
		TBD		Con	Gain = 20dB
		TBD		Sil	Gain = 20dB
PSRR		75		dB	Vdd = 5Vdc
CMRR		70		dB	Signal at INP = INV
		20		dB	Rinput = 0 Ω
		0.5		msec	Single-ended
		0.5		msec	Differential
		10		mV	Single Ended
		10		mV	Differential
		60		°C/W	SOP-8 (with Ex-Pad)
		150		°C/W	SOP-8
	PSRR	PSRR	0.3 - 6.5         0.3 - 3.4         0.3 - 1.7         TBD         TBD         PSRR         75         CMRR         20         0.5         10         10         60	0.3 - 6.5         0.3 - 3.4         0.3 - 1.7         TBD         TBD         PSRR         75         CMRR         20         0.5         0.5         10         10         60	0.3 - 6.5         V           0.3 - 3.4         V           0.3 - 1.7         V           TBD         TBD           TBD         MB           CMRR         75         dB           CMRR         70         dB           0.5         msec           0.5         msec           10         mV           60         °C/W

Notes: <sup>[1]</sup> Impulse voltage that is potentially audible. After impulse, there is a slow ramp from standby Vref to operating Vref, which is typically inaudible with Cref = 1uF

#### 6.3.2 Speaker Outputs


PARAMETER	SYMBOL	MIN	<b>TYP</b> <sup>[1]</sup>	MAX	UNITS	CONDITIONS
Signal-to-Noise Ratio	SNR		100		dB	0dB gain, 5Vdc
Load Impedance	R <sub>L(SPK)</sub>		4	2	Ω	
Output Offset Voltage			8	N/S	mV	

PARAMETER	SYMBOL	MIN	<b>TYP</b> <sup>[1]</sup>	МАХ	UNITS	CONDITIONS (THD+N)
Output Power (BTL mode)	P <sub>BTL</sub>		600		mW	<0.1% distortion
Load 4Ω	P <sub>BTL</sub>		1600		mW	<1% distortion
Vdd=5Vdc / 0dB gain	P <sub>BTL</sub>		2000		mW	<10% distortion

PARAMETER	SYMBOL	MIN	<b>TYP</b> <sup>[1]</sup>	МАХ	Units	Conditions (THD+N)
Output Power (BTL mode)	P <sub>BTL</sub>		600		mW	<0.1% distortion
Load 8Ω	P <sub>BTL</sub>		1200		mW	<1% distortion
Vdd=5Vdc / 0dB gain	P <sub>BTL</sub>		1400		mW	<10% distortion


Notes: <sup>[1]</sup> Conditions  $V_{DD}$ =5V,  $T_A$ =25°C unless otherwise stated. Die temperature must at all times be kept less than 125°C by thermal design of the system.






#### 6.3.4 Output Noise Spectrum

Noise spectrum at Vdd = 5.0Vdc, Gain = 0dB, BW<22kHz




- 11 -

Noise Spectrum at Vdd = 5.0Vdc, Gain = 20dB, BW<22kHz



### 7 APPLICATION

7.1 GAIN SETTING – ISD8102



#### Differential Output Gain (VOUTP - VOUTN) =


 $2 \times \frac{20k\Omega}{2k\Omega + \text{Rext}}$ 


#### By default: Rext = $0\Omega$ ,


ISD8102 Differential Output Gain = 20 ISD8102 Differential Output Gain (in dB) = 20 x log (20) = 26dB


#### Example: Rext = 18kΩ

ISD8102 Differential Output Gain = 2 ISD8102 Differential Output Gain (in dB) = 20 x log (2) = 6dB









### **10 REVISION HISTORY**

Version	Date	Description
0.0	Aug, 2010	Initial draft
1.0	Jun, 2011	Updated the specifications
1.1	Oct, 2011	Added the ISD8104 Gain Setting Calculation
1.2	Oct, 2011	Updated the specifications

- 18 -

#### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.