













TPS54335, TPS54336

SLVSC03C -MAY 2013-REVISED DECEMBER 2014

TPS5433x 4.5- to 28-V Input, 3-A Output, Synchronous SWIFT™ **Step-Down DC-DC Converter**

Features

- Synchronous 128-m Ω and 84-m Ω MOSFETs for 3-A Continuous Output Current
- TPS54335: Internal 2-ms Soft-Start, 50-kHz to 1.5-MHz Adjustable Frequency
- TPS54336: Adjustable Soft-Start, Fixed 340-kHz Frequency
- Low 2-µA Shutdown, Quiescent Current
- 0.8-V Voltage Reference with ±0.8% Accuracy
- **Current Mode Control**
- Monotonic Startup into Pre-Biased Outputs
- Pulse Skipping for Light-Load Efficiency
- **Hiccup Mode Overcurrent Protection**
- Thermal Shutdown (TSD) and Overvoltage Transition Protection
- 8-Pin SO PowerPAD™ and 10-Pin VSON **Packages**

2 Applications

- Consumer Applications such as a Digital TV (DTV), Set Top Box (STB, DVD/Blu-ray Player), LCD Display, CPE (Cable Modem, WiFi Router), DLP Projectors, Smart Meters
- **Battery Chargers**
- Industrial and Car Audio Power Supplies
- 5-V, 12-V, and 24-V Distributed Power Bus Supply

3 Description

The TPS5433x family of devices are synchronous converters with an input-voltage range of 4.5 to 28 V. These devices include an integrated low-side switching FET that eliminates the need for an external diode which reduces component count.

Efficiency is maximized through the integrated 128 $m\Omega$ and 84-m Ω MOSFETs, low I_{Ω} and pulse skipping at light loads. Using the enable pin, the shutdown supply current is reduced to 2 µA. This step-down (buck) converter provides accurate regulation for a variety of loads with a well-regulated voltage reference that is 1.5% over temperature.


Cycle-by-cycle current limiting on the high-side MOSFET protects the TPS5433x family of devices in overload situations and is enhanced by a low-side sourcing current limit which prevents current runaway. A low-side sinking current-limit turns off the low-side MOSFET to prevent excessive reverse Hiccup protection is triggered if the overcurrent condition continues for longer than the preset time. Thermal shutdown disables the device when the die temperature exceeds the threshold and enables the device again after the built-in thermal hiccup time.

Device Information⁽¹⁾

| PART NUMBER | PACKAGE | BODY SIZE (NOM) |
|-------------|-----------------|-------------------|
| TD054005 | SO PowerPAD (8) | 4.89 mm × 3.90 mm |
| TPS54335 | VSON (10) | 3.00 mm × 3.00 mm |
| TD054006 | SO PowerPAD (8) | 4.89 mm × 3.90 mm |
| TPS54336 | VSON (10) | 3.00 mm × 3.00 mm |

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic








Table of Contents

| 1 | Features 1 | | 8.3 Feature Description | 10 |
|---|--------------------------------------|----|--|-----------------|
| 2 | Applications 1 | | 8.4 Device Functional Modes | |
| 3 | Description 1 | 9 | Application and Implementation | 19 |
| 4 | Simplified Schematic 1 | | 9.1 Application Information | 19 |
| 5 | Revision History2 | | 9.2 Typical Applications | 19 |
| 6 | Pin Configuration and Functions | 10 | Power Supply Recommendations | 31 |
| 7 | Specifications4 | 11 | Layout | 32 |
| • | 7.1 Absolute Maximum Ratings 4 | | 11.1 Layout Guidelines | 32 |
| | 7.2 ESD Ratings | | 11.2 Layout Example | 32 |
| | 7.3 Recommended Operating Conditions | 12 | Device and Documentation Support | <mark>33</mark> |
| | 7.4 Thermal Information | | 12.1 Device Support | 33 |
| | 7.5 Electrical Characteristics | | 12.2 Documentation Support | 33 |
| | 7.6 Timing Requirements | | 12.3 Related Links | |
| | 7.7 Typical Characteristics | | 12.4 Trademarks | 33 |
| 8 | Detailed Description 9 | | 12.5 Electrostatic Discharge Caution | 33 |
| | 8.1 Overview | | 12.6 Glossary | 33 |
| | 8.2 Functional Block Diagram | 13 | Mechanical, Packaging, and Orderable Information | 33 |

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (September 2013) to Revision C

Page

Changes from Revision A (July 2013) to Revision B

Page

Deleted PREVIEW watermark from TPS54335 DRC pinout image.
 Corrected Equation 27.

Changes from Original (May 2013) to Revision A

Submit Documentation Feedback


Page

Changed title from "....Step Down SWIFT™ Converter" to "....SWIFT™ Step-Down Voltage Regulator" and changed




6 Pin Configuration and Functions


DDA Package 8-Pin SO PowerPAD TPS54335 Top View




DRC Package 10-Pin VSON With Exposed Thermal Pad TPS54335 Top View



DDA Package 8-Pin SO PowerPAD TPS54336 Top View



DRC Package 10-Pin VSON With Exposed Thermal Pad TPS54336 Top View



Pin Functions

| PIN | | | | |
|-------------------------|--------------------|------|-----|---|
| NAME | SO Power PAD | VSON | I/O | DESCRIPTION |
| воот | 1 | 9 | 0 | A bootstrap capacitor is required between the BOOT and PH pins. If the voltage on this capacitor is below the minimum required by the output device, the output is forced to switch off until the capacitor is refreshed. |
| СОМР | 6 | 7 | 0 | This pin is the error-amplifier output and the input to the output switch-current comparator. Connect frequency compensation components to this pin. |
| EN | 7 | 8 | - 1 | This pin is the enable pin. Float the EN pin to enable. |
| | | 3 | | |
| GND | 4 | 4 | _ | Ground |
| | | 5 | | |
| PH | 3 | 2 | 0 | The PH pin is the source of the internal high-side power MOSFET. |
| RT (TPS54335) | | | | Connect the RT pin to an external timing resistor to adjust the switching frequency of the device. |
| SS (TPS54336) | 8 | 10 | 0 | The SS pin is the soft-start and tracking pin. An external capacitor connected to this pin sets the internal voltage-reference rise time. The voltage on this pin overrides the internal reference. |
| VIN | 2 | 1 | _ | This pin is the 4.5- to 28-V input supply voltage. |
| VSENSE | 5 | 6 | - 1 | This pin is the inverting node of the transconductance (gm) error amplifier. |
| PowerPAD (SO only) 9 — | | _ | | For proper operation, connect the GND pin to the exposed thermal pad. This thermal pad should be connected to any internal PCB ground plane using multiple vias for good |
| Thermal pad (VSON only) | _ | 11 | | thermal performance. |



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

| | 3 | MIN | MAX | UNIT | |
|---------------------------------|---------------------|------|---------------|------|--|
| | VIN | -0.3 | 30 | | |
| | EN | -0.3 | 6 | | |
| | BOOT | -0.3 | (PH + 7.5) | | |
| Input voltage | VSENSE | -0.3 | 3 | V | |
| | COMP | -0.3 | 3 | | |
| | RT | -0.3 | 3 | | |
| | SS | -0.3 | 3 | | |
| Output voltage | BOOT-PH | 0 | 7.5 | | |
| | PH | -1 | 30 | V | |
| | PH, 10-ns transient | -3.5 | 30 | | |
| V _{DIFF} (GND to expos | sed thermal pad) | -0.2 | 0.2 | V | |
| | EN | 100 | 100 | | |
| Source current | RT | 100 | 100 | μΑ | |
| | PH | | Current-limit | Α | |
| Circle accounts at | PH | | Current-limit | Α | |
| Sink current | COMP | 200 | 200 | μΑ | |
| Operating junction to | emperature | -40 | 150 | °C | |
| Storage temperature | e, T _{stg} | -65 | 150 | °C | |

⁽¹⁾ Stresses beyond those listed under the absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|-------------|-------------------------|---|-------|------|
| | | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) | 2000 | |
| $V_{(ESD)}$ | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | 500 | V |

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|------------------|--------------------------------|-----|-----|------|
| V_{SS} | Supply input voltage | 4.5 | 28 | V |
| V_{OUT} | Output voltage | 0.8 | 24 | ٧ |
| I _{OUT} | Output current | 0 | 3 | Α |
| T_{J} | Operating junction temperature | -40 | 150 | °C |



7.4 Thermal Information

| | THERMAL METRIC(1) | DDA | DRC | UNIT |
|----------------------|--|--------|---------|-------|
| | I HERMAL METRICY | 8 PINS | 10 PINS | UNIT |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 42.1 | 43.9 | |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 50.9 | 55.4 | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 31.8 | 18.9 | °C/W |
| Ψ_{JT} | Junction-to-top characterization parameter | 8 | 0.7 | -C/VV |
| Ψ_{JB} | Junction-to-board characterization parameter | 13.5 | 19.1 | |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | 7.1 | 5.3 | |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

The electrical ratings specified in this section apply to all specifications in this document unless otherwise noted. These specifications are interpreted as conditions that will not degrade the parametric or functional specifications of the device for the life of the product containing it. $T_J = -40$ °C to 150°C, VIN = 4.5 to 28 V, (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|--------|-------|--------|--------|
| SUPPLY VOLTAGE AND UVLO (VIN PIN) | | | | | |
| Operating input voltage | | 4.5 | | 28 | V |
| Input UVLO threshold | Rising VIN | | 4 | 4.5 | V |
| Input UVLO hysteresis | | | 180 | 400 | mV |
| VIN-shutdown supply current | EN = 0 V | | 2 | 10 | μΑ |
| VIN-operating non-switching supply current | VSENSE = 810 mV | | 310 | 800 | μΑ |
| ENABLE (EN PIN) | | | | | |
| Enable threshold | Rising | | 1.21 | 1.28 | V |
| Enable threshold | Falling | 1.1 | 1.17 | | V |
| Input current | EN = 1.1 V | | 1.15 | | μΑ |
| Hysteresis current | EN = 1.3 V | | 3.3 | | μΑ |
| VOLTAGE REFERENCE | | · | | | |
| Deference | T _J =25°C | 0.7936 | 0.8 | 0.8064 | V |
| Reference | | 0.788 | 0.8 | 0.812 | |
| MOSFET | | | | | |
| High-side switch resistance (1) | BOOT-PH = 3 V | | 160 | 280 | mΩ |
| High-side switch resistance | BOOT-PH = 6 V | | 128 | 230 | mΩ |
| Low-side switch resistance ⁽¹⁾ | VIN = 12 V | | 84 | 170 | mΩ |
| ERROR AMPLIFIER | | | | | |
| Error-amplifier transconductance (gm) | $-2 \mu A < I_{COMP} < 2 \mu A, V_{COMP} = 1 V$ | | 1300 | | μmhos |
| Error-amplifier source and sink | V _{COMP} = 1 V, 100-mV overdrive | | 100 | | μΑ |
| Start switching peak current threshold | | | 0.5 | | Α |
| COMP to I _{SWITCH} gm | | | 8 | | A/V |
| CURRENT-LIMIT | | | | | |
| High-side switch current-limit threshold | | 4 | 4.9 | 6.5 | Α |
| Low-side switch sourcing current-limit | | 3.5 | 4.7 | 6.1 | Α |
| Low-side switch sinking current-limit | | | 0 | | Α |
| Hiccup wait time | | | 512 | | Cycles |
| Hiccup time before restart | | | 16384 | | Cycles |

Product Folder Links: TPS54335 TPS54336

Submit Documentation Feedback

⁽¹⁾ Measured at pins



Electrical Characteristics (continued)

The electrical ratings specified in this section apply to all specifications in this document unless otherwise noted. These specifications are interpreted as conditions that will not degrade the parametric or functional specifications of the device for the life of the product containing it. $T_J = -40$ °C to 150°C, VIN = 4.5 to 28 V, (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------|--|-----|-------|-----|--------|
| THERMAL SHUTDOWN | | | | | |
| Thermal shutdown | | 160 | 175 | | °C |
| Thermal shutdown hysteresis | | | 10 | | °C |
| Thermal shutdown hiccup time | | | 32768 | | Cycles |
| PH PIN | • | | | | |
| Minimum on time | Measured at 90% to 90% of VIN, I _{PH} = 2 A | | 94 | 145 | ns |
| Minimum off time | BOOT-PH ≥ 3 V | | 0% | | |
| BOOT PIN | | | | | |
| BOOT-PH UVLO | | | 2.1 | 3 | V |
| SOFT START | | · | | | |
| Internal soft-start time | TPS54335 | | 2 | | ms |
| soft-start charge current | TPS54336 | | 2.3 | | μΑ |

7.6 Timing Requirements

| | | MIN | TYP | MAX | UNIT |
|------------------------------|---|------|------|------|------|
| SWITCHING FREQUENCY | | | | | |
| | TPS54335 | 50 | | 1500 | kHz |
| Switching fraguency range | TPS54335, R_{RT} = 100 $k\Omega$ | 384 | 480 | 576 | kHz |
| Switching frequency range | TPS54335, R_{RT} = 1000 $k\Omega$, $-40^{\circ}C$ to 105°C | 40 | 50 | 60 | kHz |
| | TPS54335, R_{RT} = 30 k Ω | 1200 | 1500 | 1800 | kHz |
| Internal switching frequency | TPS54336 | 272 | 340 | 408 | kHz |

7.7 Typical Characteristics




Figure 1. High-Side MOSFET on Resistance vs Junction Temperature





Figure 2. Low-Side MOSFET on Resistance vs Junction Temperature

Submit Documentation Feedback

Copyright © 2013–2014, Texas Instruments Incorporated



Typical Characteristics (continued)






Figure 3. Voltage Reference vs Junction Temperature




Figure 4. Oscillator Frequency vs Junction Temperature




Figure 5. UVLO Threshold vs Junction Temperature




Figure 6. Hysteresis Current vs Junction Temperature





Figure 7. Pullup Current vs Junction Temperature

Figure 8. Non-Switching Operating Quiescent Current vs Input Voltage



Typical Characteristics (continued)






Figure 9. Shutdown Quiescent Current vs Input Voltage




Figure 10. SS Charge Current vs Junction Temperature




Figure 11. Minimum Controllable On Time vs Junction Temperature




Figure 12. Minimum Controllable Duty Ratio vs Junction Temperature




Figure 13. BOOT-PH UVLO Threshold vs Junction Temperature

Figure 14. Current-Limit Threshold vs Input Voltage

Submit Documentation Feedback



8 Detailed Description

8.1 Overview

The device is a 28-V, 3-A, synchronous step-down (buck) converter with two integrated n-channel MOSFETs. To improve performance during line and load transients the device implements a constant-frequency, peak current-mode control which reduces output capacitance and simplifies external frequency-compensation design.

The device has been designed for safe monotonic startup into pre-biased loads. The device has a typical default startup voltage of 4 V. The EN pin has an internal pullup-current source that can provide a default condition when the EN pin is floating for the device to operate. The total operating current for the device is 310 μ A (typical) when not switching and under no load. When the device is disabled, the supply current is less than 5 μ A.

The integrated 128-m Ω and 84-m Ω MOSFETs allow for high-efficiency power-supply designs with continuous output currents up to 3 A.

The device reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and PH pins. The boot capacitor voltage is monitored by an UVLO circuit and turns off the high-side MOSFET when the voltage falls below a preset threshold. The output voltage can be stepped down to as low as the 0.8-V reference voltage.


The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage power-good comparator. When the regulated output voltage is greater than 106% of the nominal voltage, the overvoltage comparator is activated, and the high-side MOSFET is turned off and masked from turning on until the output voltage is lower than 104%.

The TPS54335 device has a wide switching frequency of 50 kHz to 1500 kHz which allows for efficiency and size optimization when selecting the output filter components. The internal 2-ms soft-start time is implemented to minimize inrush currents.

The TPS54336 device has a fixed 340-kHz switching frequency. The device adjusts the soft-start time with the SS pin.



8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Fixed-Frequency PWM Control

The device uses a fixed-frequency, peak current-mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high-side power switch. The error amplifier output is compared to the current of the high-side power switch. When the power-switch current reaches the COMP voltage level the high-side power switch is turned off and the low-side power switch is turned on. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements a current-limit by clamping the COMP pin voltage to a maximum level and also implements a minimum clamp for improved transient-response performance.

8.3.2 Light-Load Operation

The device monitors the peak switch current of the high-side MOSFET. When the peak switch current is lower than 0.5 A (typical), the device stops switching to boost the efficiency until the peak switch current again rises higher than 0.5 A (typical).

Submit Documentation Feedback

Copyright © 2013–2014, Texas Instruments Incorporated



8.3.3 Voltage Reference

The voltage-reference system produces a precise ±1.5% voltage-reference over temperature by scaling the output of a temperature-stable bandgap circuit.

8.3.4 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the VSENSE pin. Using divider resistors with 1% tolerance or better is recommended. Begin with a value of 10 k Ω for the upper resistor divider, R1, and use Equation 1 to calculate the value of R2. Consider using larger value resistors to improve efficiency at light loads. If the values are too high then the regulator is more susceptible to noise and voltage errors from the VSENSE input current are noticeable.

$$R2 = \frac{V_{REF}}{V_{OUT} - V_{REF}} \times R1 \tag{1}$$

8.3.5 Enabling and Adjusting Undervoltage Lockout

The EN pin provides electrical on and off control of the device. When the EN pin voltage exceeds the threshold voltage, the device begins operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters the low-quiescent (I_O) state.

The EN pin has an internal pullup-current source which allows the user to float the EN pin to enable the device. If an application requires control of the EN pin, use open-drain or open-collector output logic to interface with the pin.

The device implements internal undervoltage-lockout (UVLO) circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 180 mV.

If an application requires a higher UVLO threshold on the VIN pin, then the EN pin can be configured as shown in Figure 15. When using the external UVLO function, setting the hysteresis at a value greater than 500 mV is recommended.

The EN pin has a small pullup-current, I_p , which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function because it increases by I_h when the EN pin crosses the enable threshold. Use Equation 2, and Equation 3 to calculate the values of R1 and R2 for a specified UVLO threshold.




Figure 15. Adjustable VIN Undervoltage Lockout

(2)



Feature Description (continued)

R1 =
$$\frac{V_{START} \left(\frac{V_{ENfalling}}{V_{ENrising}} \right) - V_{STOP}}{I_{p} \left(1 - \frac{V_{ENfalling}}{V_{ENrising}} \right) + I_{h}}$$

where

•
$$I_P = 1.15 \, \mu A$$

•
$$I_H = 3.3 \mu A$$

•
$$V_{ENfalling} = 1.17 V$$

$$R2 = \frac{R1 \times V_{ENfalling}}{V_{STOP} - V_{ENfalling} + R1(I_p + I_h)}$$

where

•
$$I_P = 1.15 \, \mu A$$

•
$$I_H = 3.3 \mu A$$

•
$$V_{ENrising} = 1.21 \text{ V}$$
 (3)

8.3.6 Error Amplifier

The device has a transconductance amplifier as the error amplifier. The error amplifier compares the VSENSE voltage to the lower of the internal soft-start voltage or the internal 0.8-V voltage reference. The transconductance of the error amplifier is 1300 μ A/V (typical). The frequency compensation components are placed between the COMP pin and ground.

8.3.7 Slope Compensation and Output Current

The device adds a compensating ramp to the signal of the switch current. This slope compensation prevents subharmonic oscillations as the duty cycle increases. The available peak inductor current remains constant over the full duty-cycle range.

8.3.8 Safe Startup into Pre-Biased Outputs

The device has been designed to prevent the low-side MOSFET from discharging a pre-biased output. During monotonic pre-biased startup, both high-side and low-side MOSFETs are not allowed to be turned on until the internal soft-start voltage (TPS54335), or SS pin voltage (TPS54336) is higher than VSENSE pin voltage.

8.3.9 Bootstrap Voltage (BOOT)

The device has an integrated boot regulator. The boot regulator requires a small ceramic capacitor between the BOOT and PH pins to provide the gate-drive voltage for the high-side MOSFET. The boot capacitor is charged when the BOOT pin voltage is less than the VIN voltage and when the BOOT-PH voltage is below regulation. The value of this ceramic capacitor should be 0.1 μ F. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended because of the stable characteristics over temperature and voltage. When the voltage between BOOT and PH pins drops below the BOOT-PH UVLO threshold, which is 2.1 V (typical), the high-side MOSFET turns off and the low-side MOSFET turns on, allowing the boot capacitor to recharge.



8.3.10 Adjustable Switching Frequency (TPS54335 Only)

To determine the RT resistance, R_{RT} , for a given switching frequency, use Equation 4 or the curve in Figure 16. To reduce the solution size, set the switching frequency as high as possible, but consider the tradeoffs of the supply efficiency and minimum controllable on time.

$$R_{RT} (k\Omega) = 55300 \times f_{SW}^{-1.025} (kHz)$$
 (4)




Figure 16. RT Set Resistor vs Switching Frequency

8.3.11 Soft-Start (TPS54336 Only)

The TPS54336 device uses the lower voltage of the internal voltage reference or the SS pin voltage as the reference voltage and regulates the output accordingly. A capacitor on the SS pin to ground implements a soft-start time. The device has an internal pullup current source of 2.3 μ A that charges the external soft-start capacitor. Use Equation 5 to calculate the soft time (t_{SS} , 10% to 90%) and soft capacitor (C_{SS}).

$$t_{SS}$$
 (ms) = $\frac{C_{SS}$ (nF) \times V_{REF} (V) I_{SS} (μ A)

where

- V_{REF} is the voltage reference (0.8 V)
- I_{SS} is the soft-start charge current (2.3 μA)

When the input UVLO is triggered, the device stops switching and enters low-current operation when either the EN pin is pulled below 1.21 V or a thermal-shutdown event occurs. At the subsequent power-up, when the shutdown condition is removed, the device does not begin switching until it has discharged the SS pin to ground ensuring proper soft-start behavior.

8.3.12 Output Overvoltage Protection (OVP)

The device incorporates an output overvoltage-protection (OVP) circuit to minimize output voltage overshoot. For example, when the power-supply output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. When the condition is removed, the regulator output rises and the error-amplifier output transitions to the steady-state voltage. In some applications with small output capacitance, the power-supply output voltage can respond faster than the error amplifier which leads to the possibility of an output overshoot. The OVP feature minimizes the overshoot by comparing the VSENSE pin voltage to the OVP threshold. If the VSENSE pin voltage is greater than the OVP threshold, the high-side MOSFET is turned off which prevents current from flowing to the output and minimizes output overshoot. When the VSENSE voltage drops lower than the OVP threshold, the high-side MOSFET is allowed to turn on at the next clock cycle.

Product Folder Links: TPS54335 TPS54336

(5)



8.3.13 Overcurrent Protection

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side MOSFET and the low-side MOSFET.

8.3.13.1 High-Side MOSFET Overcurrent Protection

The device implements current mode control which uses the COMP pin voltage to control the turn off of the high-side MOSFET and the turn on of the low-side MOSFET on a cycle-by-cycle basis. During each cycle, the switch current and the current reference generated by the COMP pin voltage are compared. When the peak switch current intersects the current reference the high-side switch turns off.

8.3.13.2 Low-Side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on, the conduction current is monitored by the internal circuitry. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current-limit. If the low-side sourcing current-limit is exceeded, the high-side MOSFET does not turn on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET turns on again when the low-side current is below the low-side sourcing current-limit at the start of a cycle.

The low-side MOSFET can also sink current from the load. If the low-side sinking current-limit is exceeded the low-side MOSFET turns off immediately for the remainder of that clock cycle. In this scenario, both MOSFETs are off until the start of the next cycle.

Furthermore, if an output overload condition (as measured by the COMP pin voltage) occurs for more than the hiccup wait time, which is programmed for 512 switching cycles, the device shuts down and restarts after the hiccup time of 16384 cycles. The hiccup mode helps to reduce the device power dissipation under severe overcurrent conditions.

8.3.14 Thermal Shutdown

The internal thermal-shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C typically. When the junction temperature drops below 165°C typically, the internal thermal-hiccup timer begins to count. The device reinitiates the power-up sequence after the built-in thermal-shutdown hiccup time (32768 cycles) is over.

8.3.15 Small-Signal Model for Loop Response

Figure 17 shows an equivalent model for the device control loop which can be modeled in a circuit-simulation program to check frequency and transient responses. The error amplifier is a transconductance amplifier with a gm of 1300 μ A/V. The error amplifier can be modeled using an ideal voltage-controlled current source. The resistor, R_{oea} (3.07 $M\Omega$), and capacitor, C_{oea} (20.7 pF), model the open-loop gain and frequency response of the error amplifier. The 1-mV AC-voltage source between the nodes $\bf a$ and $\bf b$ effectively breaks the control loop for the frequency response measurements. Plotting $\bf ac-c$ and $\bf c-b$ show the small-signal responses of the power stage and frequency compensation respectively. Plotting $\bf a-b$ shows the small-signal response of the overall loop. The dynamic loop response can be checked by replacing the load resistance, R_L , with a current source with the appropriate load-step amplitude and step rate in a time-domain analysis.






Figure 17. Small-Signal Model For Loop Response

8.3.16 Simple Small-Signal Model for Peak Current-Mode Control

Figure 18 is a simple small-signal model that can be used to understand how to design the frequency compensation. The device power stage can be approximated to a voltage-controlled current-source (duty-cycle modulator) supplying current to the output capacitor and load resistor. The control-to-output transfer function is shown in Equation 6 and consists of a DC gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in the COMP pin voltage (node c in Figure 17) is the power-stage transconductance (gm_{ps}) which is 8 A/V for the device. The DC gain of the power stage is the product of gm_{ps} and the load resistance, R_L, with resistive loads as shown in Equation 7. As the load current increases, the DC gain decreases. This variation with load may seem problematic at first glance, but fortunately the dominant pole moves with the load current (see Equation 8). The combined effect is highlighted by the dashed line in Figure 19. As the load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes designing the frequency compensation easier.




Figure 18. Simplified Small-Signal Model for Peak Current-Mode Control






Figure 19. Simplified Frequency Response for Peak Current-Mode Control

$$\frac{V_{OUT}}{VC} = Adc \times \frac{\left(1 + \frac{s}{2\pi \times f_z}\right)}{\left(1 + \frac{s}{2\pi \times f_p}\right)}$$
Ada a green P

Adc = $gm_{ps} \times R_L$

where

gm_{ps} is the power stage gain (8 A/V)

$$f_{\rm p} = \frac{1}{{\sf C}_{\sf O} \times {\sf R}_{\sf L} \times 2\pi}$$

where

• C_O is the output capacitance (8)

$$f_{z} = \frac{1}{C_{O} \times R_{ESR} \times 2\pi}$$

where

R_{ESR} is the equivalent series resistance of the output capacitor (9)

8.3.17 Small-Signal Model for Frequency Compensation

The device uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used Type II compensation circuits and a Type III frequency compensation circuit, as shown in Figure 20. In Type 2A, one additional high frequency pole, C6, is added to attenuate high frequency noise. In Type III, one additional capacitor, C11, is added to provide a phase boost at the crossover frequency. See *Designing Type III Compensation for Current Mode Step-Down Converters* (SLVA352) for a complete explanation of Type III compensation.

The following design guidelines are provided for advanced users who prefer to compensate using the general method. The following equations only apply to designs whose ESR zero is above the bandwidth of the control loop which is usually true with ceramic output capacitors.

Submit Documentation Feedback






Figure 20. Types of Frequency Compensation

The general design guidelines for device loop compensation are as follows:

- 1. Determine the crossover frequency, f_c . A good starting value for f_c is $1/10^{th}$ of the switching frequency, f_{SW} .
- 2. Use Equation 10 to calculate the value of R4.

$$R4 = \frac{2\pi \times f_{c} \times V_{OUT} \times C_{O}}{gm_{ea} \times V_{REF} \times gm_{ps}}$$

where

- gm_{ea} is the GM amplifier gain (1300 μA/V)
- gm_{ps} is the power stage gain (8 A/V)

•
$$V_{REF}$$
 is the reference voltage (0.8 V) (10)

3. Place a compensation zero at the dominant pole and use Equation 11 to calculate the value of f_0 .

$$\left(f_{p} = \frac{1}{C_{O} \times R_{L} \times 2\pi}\right) \tag{11}$$

4. Use Equation 12 to calculate the value of C4.

$$C4 = \frac{R_L \times C_O}{R4} \tag{12}$$

5. The use of C6 is optional. C6 can be used to cancel the zero from the ESR (equivalent series resistance) of the output capacitor C_O. If used, use Equation 13 to calculate the value of C6.

$$C6 = \frac{R_{ESR} \times C_{O}}{R4}$$
 (13)

Type III compensation can be implemented with the addition of one capacitor, C11. The use of C11 allows for slightly higher loop bandwidths and higher phase margins. If used, use Equation 14 to calculate the value of C11.

$$C11 = \frac{1}{(2 \times \pi \times R8 \times f_C)}$$
(14)



8.4 Device Functional Modes

8.4.1 Operation With $V_1 < 4.5 \text{ V (minimum } V_1)$

The device is designed to operate with input voltages above 4.5 V. The typical VIN UVLO threshold is 4V and if VIN falls below this threshold the device stops switching. If the EN pin voltage is above EN threshold the device becomes active when the VIN pin passes the UVLO threshold.

8.4.2 Operation With EN Control

The enable threshold is 1.2-V typical. If the EN pin voltage is below this threshold the device does not switch even though the Vin is above the UVLO threshold. The IC quiescent current is reduced in this state. Once the EN is above the threshold with VIN above UVLO threshold the device is active again and the soft-start sequence is initiated.

ubinit Documentation Feedback



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS5433x are integrated synchronous step-down DC-DC converters which operate with a Vin of 4.5 V to 28 V. WEBENCH software is available to aid in the design and analysis of an application circuit.

9.2 Typical Applications

9.2.1 TPS54335 Application




Figure 21. Typical Application Schematic, TPS54335

9.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 1.

Table 1. Design Parameters

| DESIGN PARAMETER | EXAMPLE VALUE |
|-------------------------------------|-----------------------------|
| Input voltage range | 8 to 28 V |
| Output voltage | 5 V |
| Transient response, 1.5-A load step | $\Delta V_{OUT} = \pm 5 \%$ |
| Input ripple voltage | 400 mV |
| Output ripple voltage | 30 mV |
| Output current rating | 3 A |
| Operating Frequency | 340 kHz |



9.2.1.2 Detailed Design Procedure

The following design procedure can be used to select component values for the TPS54335 and TPS54336 devices. Alternately, the WEBENCH® software may be used to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process using the TPS54335 device.

For this design example, use the input parameters listed in Table 1.

9.2.1.2.1 Switching Frequency

The switching frequency of the TPS54335 device is set at 340 kHz to match the internally set frequency of the TPS54336 device for this design. Use Equation 4 to calculate the required value for R7. The calculated value is 140.6 k Ω . Use the next higher standard value of 143 k Ω for R7.

9.2.1.2.2 Output Voltage Set Point

The output voltage of the TPS54335 device is externally adjustable using a resistor divider network. In the application circuit of Figure 21, this divider network is comprised of R5 and R6. Use Equation 15 and Equation 16 to calculate the relationship of the output voltage to the resistor divider.

$$R6 = \frac{R5 \times V_{ref}}{V_{OUT} - V_{ref}}$$
 (15)

$$V_{OUT} = V_{ref} \times \left[\frac{R5}{R6} + 1\right]$$
 (16)

Select a value of R5 to be approximately 100 k Ω . Slightly increasing or decreasing R5 can result in closer output-voltage matching when using standard value resistors. In this design, R5 = 100 k Ω and R6 = 19.1 k Ω which results in a 4.988-V output voltage. The 51.1- Ω resistor, R4, is provided as a convenient location to break the control loop for stability testing.

9.2.1.2.3 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) set point can be adjusted using the external-voltage divider network of R1 and R2. R1 is connected between the VIN and EN pins of the TPS54335 device. R2 is connected between the EN and GND pins. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the minimum input voltage is 8 V, so the start-voltage threshold is set to 7.15 V with 1-V hysteresis. Use Equation 2 and Equation 3 to calculate the values for the upper and lower resistor values of R1 and R2.

9.2.1.2.4 Input Capacitors

The TPS54335 device requires an input decoupling capacitor and, depending on the application, a bulk input capacitor. The typical recommended value for the decoupling capacitor is 10 μ F. A high-quality ceramic type X5R or X7R is recommended. The voltage rating should be greater than the maximum input voltage. A smaller value can be used as long as all other requirements are met; however a 10- μ F capacitor has been shown to work well in a wide variety of circuits. Additionally, some bulk capacitance may be needed, especially if the TPS54335 circuit is not located within about 2 inches from the input voltage source. The value for this capacitor is not critical but should be rated to handle the maximum input voltage including ripple voltage, and should filter the output so that input ripple voltage is acceptable. For this design, a 10- μ F, X7R dielectric capacitor rated for 35 V is used for the input decoupling capacitor. The ESR is approximately 2 m Ω , and the current rating is 3 A. Additionally, a small 0.1- μ F capacitor is included for high frequency filtering.



Use Equation 17 to calculate the input ripple voltage (ΔV_{IN}).

$$\Delta V_{IN} = \frac{I_{OUT(MAX)} \times 0.25}{C_{BULK} \times f_{SW}} + \left(I_{OUT(MAX)} \times ESR_{MAX}\right)$$

where

- C_{BULK} is the bulk capacitor value
- f_{SW} is the switching frequency
- I_{OUT(MAX)} is the maximum load current
- ESR_{MAX} is the maximum series resistance of the bulk capacitor

(17)

The maximum RMS (root mean square) ripple current must also be checked. For worst case conditions, use Equation 18 to calculate I_{CIN(RMS)}.

$$I_{CIN(RMS)} = \frac{I_{O(MAX)}}{2}$$
(18)

In this case, the input ripple voltage is 227 mV and the RMS ripple current is 1.5 A.

NOTE

The actual input-voltage ripple is greatly affected by parasitics associated with the layout and the output impedance of the voltage source.

Design Requirements shows the actual input voltage ripple for this circuit which is larger than the calculated value. This measured value is still below the specified input limit of 400 mV. The maximum voltage across the input capacitors is $V_{IN(MAX)} + \Delta V_{IN} / 2$. The selected bypass capacitor is rated for 35 V and the ripple current capacity is greater than 3 A. Both values provide ample margin. The maximum ratings for voltage and current must not be exceeded under any circumstance.

9.2.1.2.5 Output Filter Components

Two components must be selected for the output filter, the output inductor (L_O) and C_O . Because the TPS54335 device is an externally compensated device, a wide range of filter component types and values can be supported.

9.2.1.2.5.1 Inductor Selection

Use Equation 19 to calculate the minimum value of the output inductor (L_{MIN}).

$$\mathsf{L}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{OUT}} \times \left(\mathsf{V}_{\mathsf{IN}(\mathsf{MAX})} - \mathsf{V}_{\mathsf{OUT}}\right)}{\mathsf{V}_{\mathsf{IN}(\mathsf{MAX})} \times \mathsf{K}_{\mathsf{IND}} \times \mathsf{I}_{\mathsf{OUT}} \times f_{\mathsf{SW}}}$$

where

 K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current (19)

In general, the value of K_{IND} is at the discretion of the designer; however, the following guidelines may be used. For designs using low-ESR output capacitors, such as ceramics, a value as high as $K_{\text{IND}} = 0.3$ can be used. When using higher ESR output capacitors, $K_{\text{IND}} = 0.2$ yields better results.

For this design example, use $K_{IND} = 0.3$. The minimum inductor value is calculated as 13.4 μ H. For this design, a close standard value of 15 μ H was selected for L_{MIN} .

For the output filter inductor, the RMS current and saturation current ratings must not be exceeded. Use Equation 20 to calculate the RMS inductor current $(I_{L(RMS)})$.

$$I_{L(RMS)} = \sqrt{I_{OUT(MAX)}^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times \left(V_{IN(MAX)} - V_{OUT} \right)}{V_{IN(MAX)} \times L_{OUT} \times f_{SW} \times 0.8} \right)^2}$$
(20)



Use Equation 21 to calculate the peak inductor current ($I_{L(PK)}$).

$$I_{L(PK)} = I_{OUT(MAX)} + \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times f_{SW}}$$
(21)

For this design, the RMS inductor current is 3.002 A and the peak inductor current is 3.503 A. The selected inductor is a Coilcraft 15 µH, XAL6060-153MEB. This inductor has a saturation current rating of 5.8 A and an RMS current rating of 6 A which meets the requirements. Smaller or larger inductor values can be used depending on the amount of ripple current the designer wants to allow so long as the other design requirements are met. Larger value inductors have lower AC current and result in lower output voltage ripple. Smaller inductor values increase AC current and output voltage ripple. In general, for the TPS54335 device, use inductors with values in the range of 0.68 μH to 100 μH.

9.2.1.2.5.2 Capacitor Selection

Consider three primary factors when selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance must be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criterion. The output capacitor must supply the load with current when the regulator cannot. This situation occurs if the desired hold-up times are present for the regulator. In this case, the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily unable to supply sufficient output current if a large, fast increase occurs affecting the current requirements of the load, such as a transition from no load to full load. The regulator usually requires two or more clock cycles for the control loop to notice the change in load current and output voltage and to adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of drop in the output voltage. Use Equation 22 to calculate the minimum required output capacitance.

$$C_{O} > \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}}$$

where

- ΔI_{OUT} is the change in output current
- f_{SW} is the switching frequency of the regulator
- ΔV_{OUT} is the allowable change in the output voltage (22)

For this example, the transient load response is specified as a 5% change in the output voltage, V_{OUT} , for a load step of 1.5 A. For this example, $\Delta I_{OUT} = 1.5$ A and $\Delta V_{OUT} = 0.05 \times 5 = 0.25$ V. Using these values results in a minimum capacitance of 35.3 µF. This value does not consider the ESR of the output capacitor in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Equation 23 calculates the minimum output capacitance required to meet the output voltage ripple specification. In this case, the maximum output voltage ripple is 30 mV. Under this requirement, Equation 23 yields 12.3 μF.

$$\mathsf{C}_\mathsf{O} > \frac{1}{8 \times f_\mathsf{SW}} \times \frac{1}{\frac{\mathsf{V}_\mathsf{OUTripple}}{\mathsf{I}_\mathsf{ripple}}}$$

where

- f_{SW} is the switching frequency
- V_{OUTripple} is the maximum allowable output voltage ripple

• I_{ripple} is the inductor ripple current (23)

Use Equation 24 to calculate the maximum ESR an output capacitor can have to meet the output-voltage ripple specification. Equation 24 indicates the ESR should be less than 29.8 mΩ. In this case, the ESR of the ceramic capacitor is much smaller than 29.8 m Ω .

Product Folder Links: TPS54335 TPS54336

$$R_{ESR} < \frac{V_{OUTripple}}{I_{ripple}}$$
(24)

Copyright © 2013-2014, Texas Instruments Incorporated



Additional capacitance deratings for aging, temperature, and DC bias should be considered which increases this minimum value. For this example, two 47- μ F 10-V X5R ceramic capacitors with 3 m Ω of ESR are used. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS value of the maximum ripple current. Use Equation 25 to calculate the RMS ripple current that the output capacitor must support. For this application, Equation 25 yields 116.2 mA for each capacitor.

$$I_{COUT(RMS)} = \frac{1}{\sqrt{12}} \times \left(\frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_{OUT} \times f_{SW} \times N_{C}} \right)$$
(25)

9.2.1.2.6 Compensation Components

Several possible methods exist to design closed loop compensation for DC-DC converters. For the ideal current-mode control, the design equations can be easily simplified. The power stage gain is constant at low frequencies, and rolls off at $-20~\mathrm{dB/decade}$ above the modulator pole frequency. The power stage phase is 0 degrees at low frequencies and begins to fall one decade below the modulator pole frequency reaching a minimum of $-90~\mathrm{degrees}$ which is one decade above the modulator pole frequency. Use Equation 26 to calculate the simple modulator pole (f_{n} mod).

$$f_{p_{\text{mod}}} = \frac{I_{\text{OUT}} \max}{2\pi \times V_{\text{OUT}} \times C_{\text{OUT}}}$$
(26)

For the TPS54335 device, most circuits have relatively high amounts of slope compensation. As more slope compensation is applied, the power stage characteristics deviate from the ideal approximations. The phase loss of the power stage will now approach –180 degrees, making compensation more difficult. The power stage transfer function can be solved but it requires a tedious calculation. Use the PSpice model to accurately model the power-stage gain and phase so that a reliable compensation circuit can be designed. Alternately, a direct measurement of the power stage characteristics can be used which is the technique used in this design procedure. For this design, the calculated values are as follows:

L1 = 15 μ H C6 and C7 = 47 μ F ESR = 3 m Ω

Figure 22 shows the power stage characteristics.




Figure 22. Power Stage Gain and Phase Characteristics

For this design, the intended crossover frequency is 31.62 kHz (an actual measured data point exists for that frequency). From the power stage gain and phase plots, the gain at 31.62 kHz is 2.23 dB and the phase is about -106 degrees. For 60 degrees of phase margin, additional phase boost from a feed-forward capacitor in parallel with the upper resistor of the voltage set point divider is not needed. R3 sets the gain of the compensated error amplifier to be equal and opposite the power stage gain at crossover. Use Equation 27 to calculate the required value of R3.



$$R3 = \frac{10^{\frac{-G_{\text{PWRSTG}}}{20}}}{\text{gm}_{\text{ea}}} \times \frac{\text{V}_{\text{OUT}}}{\text{V}_{\text{REF}}}$$
(27)

To maximize phase gain, the compensator zero is placed one decade below the crossover frequency of 31.62 kHz. Use Equation 28 to calculate the required value for C4.

$$C4 = \frac{1}{2 \times \pi \times R3 \times \frac{f_{CO}}{10}}$$
(28)

To maximize phase gain the high frequency pole is placed one decade above the crossover frequency of 31.62 kHz. The pole can also be useful to offset the ESR of aluminum electrolytic output capacitors. Use Equation 29 to calculate the value of C5.

$$C5 = \frac{1}{2 \times \pi \times R3 \times 10 \times f_{CO}}$$
(29)

For this design the calculated values for the compensation components are as follows:

 $R3 = 3.74 \text{ k}\Omega$

 $C4 = 0.012 \mu F$

C5 = 120 pF

9.2.1.2.7 Bootstrap Capacitor

Every TPS54335 design requires a bootstrap capacitor, C3. The bootstrap capacitor value must 0.1 μ F. The bootstrap capacitor is located between the PH and BOOT pins. The bootstrap capacitor should be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

9.2.1.2.8 Power Dissipation Estimate

The following formulas show how to estimate the device power dissipation under continuous-conduction mode operations. These formulas should not be used if the device is working in the discontinuous conduction mode (DCM) or pulse-skipping Eco-modeTM.

The device power dissipation includes:

1. Conduction loss:

$$Pcon = I_{OUT}^{2} \times R_{DS(on)} \times V_{OUT} / V_{IN}$$

where

- I_{OUT} is the output current (A)
- R_{DS(on)} is the on-resistance of the high-side MOSFET (Ω)
- V_{OUT} is the output voltage (V)
- V_{IN} is the input voltage (V)
- 2. Switching loss:

$$Psw = 0.5 \times 10^{-9} \times V_{IN}^{2} \times I_{OUT} \times f_{SW}$$

where

- f_{SW} is the switching frequency (Hz)
- 3. Gate charge loss:

$$Pgc = 22.8 \times 10^{-9} \times f_{SW}$$

4. Quiescent current loss:

$$Pq = 0.11 \times 10^{-3} \times V_{IN}$$



Therefore:

$$Ptot = Pcon + Psw + Pgc + Pq$$

where

· Ptot is the total device power dissipation (W)

For given T_A:

$$T_J = T_A + Rth \times Ptot$$

where

- T_A is the ambient temperature (°C)
- T_J is the junction temperature (°C)
- Rth is the thermal resistance of the package (°C/W)


For given $T_{JMAX} = 150$ °C:

$$T_{AMAX} = T_{JMAX} - Rth \times Ptot$$

where

- T_{AMAX} is the maximum ambient temperature (°C)
- T_{JMAX} is the maximum junction temperature (°C)

9.2.1.3 Application Curves








Figure 23. TPS54335 Efficiency









Figure 25. TPS54335 Load Regulation

Product Folder Links: TPS54335 TPS54336

Figure 26. TPS54335 Line Regulation






Submit Documentation Feedback

Copyright © 2013–2014, Texas Instruments Incorporated





Product Folder Links: TPS54335 TPS54336

Submit Documentation Feedback



9.2.2 TPS54336 Typical Application




Figure 37. Typical Application Schematic, TPS54336

9.2.2.1 Design Requirements

For this design example, use the parameters listed in Table 2.

EXAMPLE VALUE DESIGN PARAMETER Input voltage range 8 to 28 V 5 V Output voltage Transient response, 1.5-A load step $\Delta V_{OUT} = \pm 5 \%$ 400 mV Input ripple voltage Output ripple voltage 30 mV 3 A Output current rating Soft-start time 3.5 ms

Table 2. Design Parameters

9.2.2.2 Detailed Design Procedure

9.2.2.2.1 TPS54336 Design

The design procedure for the TPS54336 device is identical to the TPS54335 device, except that the TPS54336 device uses a soft-start circuit rather than an externally set switching frequency at pin 8. The switching frequency is internally set for 340 kHz.

9.2.2.2.2 Soft-Start Capacitor


The soft-start capacitor determines the minimum amount of time required for the output voltage to reach the nominal programmed value during power up. This feature is useful if a load requires a controlled-voltage slew rate. This feature is also used if the output capacitance is very large and requires large amounts of current to quickly charge the capacitor to the output voltage level. The large currents required to charge the capacitor can cause the TPS54336 device to reach the current-limit. Excessive current draw from the input power supply can cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems. Use Equation 5 to calculate the value of the soft-start capacitor. For the example circuit, the soft-start time is not too critical because the output capacitor value is $2 \times 47 \,\mu\text{F}$ which does not require much current to charge to 5 V. The example circuit has the soft-start time set to an arbitrary value of 3.5 ms which requires a 10-nF capacitor. For the TPS54336 device, the calculated values are as follows:

 $I_{SS} = 2.3 \,\mu A$ $V_{RFF} = 0.8 \,V$


Submit Documentation Feedback




9.2.2.3 Application Curves











10 Power Supply Recommendations

The devices are designed to operate from an input supply ranging from 4.5 V to 28 V. The input supply should be well regulated. If the input supply is located more than a few inches from the converter an additional bulk capacitance typically 100 μ F may be required in addition to the ceramic bypass capacitors.



11 Layout

11.1 Layout Guidelines

The VIN pin should be bypassed to ground with a low-ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connection, the VIN pin, and the GND pin of the IC. The typical recommended bypass capacitance is 10-µF ceramic with a X5R or X7R dielectric and the optimum placement is closest to the VIN and GND pins of the device. See Figure 54 for a PCB layout example. The GND pin should be tied to the PCB ground plane at the pin of the IC. To facilitate close placement of the input bypass capacitors, the PH pin should be routed to a small copper area directly adjacent to the pin. Use vias to route the PH signal to the bottom side or an inner layer. If necessary, allow the top-side copper area to extend slightly under the body of the closest input bypass capacitor. Make the copper trace on the bottom or internal layer short and wide as practical to reduce EMI issues. Connect the trace with vias back to the top side to connect with the output inductor as shown after the GND pin. In the same way use a bottom or internal layer trace to route the PH signal across the VIN pin to connect to the boot capacitor as shown. Make the circulating loop from the PH pin to the output inductor and output capacitors and then back to GND as tight as possible while preserving adequate etch width to reduce conduction losses in the copper. For operation at a full rated load, the ground area near the IC must provide adequate heat dissipating area. Connect the exposed thermal pad to the bottom or internal layer ground plane using vias as shown. Additional vias may be used adjacent to the IC to tie top-side copper to the internal or bottom layer copper. The additional external components can be placed approximately as shown. Use a separate ground trace to connect the feedback, compensation, UVLO, and RT (SS for TPS54336) returns. Connect this ground trace to the main power ground at a single point to minimize circulating currents. Obtaining acceptable performance with alternate layout schemes is possible; however this layout has been shown to produce good results and is intended as a guideline.

11.2 Layout Example

Via to Power Ground Plane

Via to SW Copper Pour on Bottom or Internal Layer Connect to VIN on internal or bottom laye Analog V_{IN} Ground Trace VIN VIN 000 Input High-frequency **BOOT** Set Resistor **Bypass** Capacitor Capacitor Capacito BOOT RT UVLO \circ VIN ΕN 00 PH COMP 00 VSENSE Compensation 00 0 0 000 Exposed Power Thermal Pad Feedback Ground Output Inductor SW node copper pour area on internal or Power bottom layer Ground 0 0 Output Vout 0 Filter Capacitor

Note: Pin 8 for the TPS54336 device is SS. Connect an SS capacitor instead of an RT resistor from pin 8 to GND.

Figure 54. TPS54335DDA Board Layout

2 Submit Documentation Feedback

Copyright © 2013–2014, Texas Instruments Incorporated



12 Device and Documentation Support

12.1 Device Support

12.1.1 Development Support

For the WEBENCH circuit design and selection simulation services, go to www.ti.com/WEBENCH.

12.2 Documentation Support

12.2.1 Related Documentation

For related documentation see the following:

Designing Type III Compensation for Current Mode Step-Down Converters (SLVA352)

12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

| PARTS | PRODUCT FOLDER | SAMPLE & BUY | TECHNICAL DOCUMENTS | TOOLS & SOFTWARE | SUPPORT & COMMUNITY |
|----------|----------------|--------------|---------------------|---------------------|---------------------|
| TPS54335 | Click here | Click here | Click here | Click here | Click here |
| TPS54336 | Click here | Click here | Click here | Click here | Click here |

12.4 Trademarks

PowerPAD, SWIFT, Eco-mode are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





24-Nov-2014

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|---------------------|--------------|----------------------|---------|
| TPS54335DDA | ACTIVE | SO PowerPAD | DDA | 8 | 75 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR | -40 to 85 | 54335 | Samples |
| TPS54335DDAR | ACTIVE | SO PowerPAD | DDA | 8 | 2500 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR | -40 to 85 | 54335 | Samples |
| TPS54335DRCR | ACTIVE | VSON | DRC | 10 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 54335 | Samples |
| TPS54335DRCT | ACTIVE | VSON | DRC | 10 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 54335 | Samples |
| TPS54336DDA | ACTIVE | SO PowerPAD | DDA | 8 | 75 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | 54336 | Samples |
| TPS54336DDAR | ACTIVE | SO PowerPAD | DDA | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 85 | 54336 | Samples |
| TPS54336DRCR | ACTIVE | VSON | DRC | 10 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 54336 | Samples |
| TPS54336DRCT | ACTIVE | VSON | DRC | 10 | 250 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | 54336 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

24-Nov-2014

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 6-Nov-2014

TAPE AND REEL INFORMATION





| | | Dimension designed to accommodate the component width |
|---|----|---|
| | | Dimension designed to accommodate the component length |
| | K0 | Dimension designed to accommodate the component thickness |
| | W | Overall width of the carrier tape |
| Γ | P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------|-----------------|--------------------|----|-----|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS54336DRCT | VSON | DRC | 10 | 250 | 180.0 | 12.4 | 3.3 | 3.3 | 1.1 | 8.0 | 12.0 | Q2 |

www.ti.com 6-Nov-2014




*All dimensions are nominal

| ĺ | Device | Package Type | Package Drawing | ckage Drawing Pins | | Length (mm) | Width (mm) | Height (mm) | |
|---|--------------|--------------|-----------------|--------------------|-----|-------------|------------|-------------|--|
| | TPS54336DRCT | VSON | DRC | 10 | 250 | 210.0 | 185.0 | 35.0 | |

DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.





- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance, if present.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions, if present



DRC (S-PVSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: A. All linear dimensions are in millimeters

DRC (S-PVSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive amplifier.ti.com Communications and Telecom www.ti.com/communications **Amplifiers Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP **Energy and Lighting**

DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com/omap

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>