

Sealed Lead-Acid Battery Charger

FEATURES

- Optimum Control for Maximum Battery Capacity and Life
- Internal State Logic Provides Three Charge States
- Precision Reference Tracks Battery Requirements Over Temperature
- Controls Both Voltage and Current at Charger Output
- System Interface Functions
- Typical Standby Supply Current of only 1.6mA

DESCRIPTION


The UC2906 series of battery charger controllers contains all of the necessary circuitry to optimally control the charge and hold cycle for sealed lead-acid batteries. These integrated circuits monitor and control both the output voltage and current of the charger through three separate charge states; a high current bulk-charge state, a controlled over-charge, and a precision float-charge, or standby, state.

Optimum charging conditions are maintained over an extended temperature range with an internal reference that tracks the nominal temperature characteristics of the lead-acid cell. A typical standby supply current requirement of only 1.6mA allows these ICs to predictably monitor ambient temperatures.

Separate voltage loop and current limit amplifiers regulate the output voltage and current levels in the charger by controlling the onboard driver. The driver will supply at least 25mA of base drive to an external pass device. Voltage and current sense comparators are used to sense the battery condition and respond with logic inputs to the charge state logic. A charge enable comparator with a trickle bias output can be used to implement a low current turn-on mode of the charger, preventing high current charging during abnormal conditions such as a shorted battery cell.

Other features include a supply under-voltage sense circuit with a logic output to indicate when input power is present. In addition the over-charge state of the charger can be externally monitored and terminated using the over-charge indicate output and over-charge terminate input.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS


| | |
|---|-----------------|
| Supply Voltage (+VIN) | 40V |
| Open Collector Output Voltages | 40V |
| Amplifier and Comparator Input Voltages | -0.3V to +40V |
| Over-Charge Terminate Input Voltage | -0.3V to +40V |
| Current Sense Amplifier Output Current. | 80mA |
| Other Open Collector Output Currents | 20mA |
| Trickle Bias Voltage Differential with respect to VIN | -32V |
| Trickle Bias Output Current | -40mA |
| Driver Current | 80mA |
| Power Dissipation at TA = 25°C (Note 2) | 1000mW |
| Power Dissipation at TC = 25°C (Note 2) | 2000mW |
| Operating Junction Temperature | -55°C to +150°C |
| Storage Temperature | -65°C to +150°C |
| Lead Temperature (Soldering, 10 Seconds) | 300°C |

Note 1: Voltages are referenced to ground (Pin 6). Currents are positive into, negative out of, the specified terminals.

Note 2: Consult Packaging section of Databook for thermal limitations and considerations of packages.


CONNECTION DIAGRAMS

**PLCC-20, LCC-20 (TOP VIEW)
Q, L Packages**



| PIN FUNCTION | PIN |
|-----------------------|-----|
| N/C | 1 |
| C/S OUT | 2 |
| C/S- | 3 |
| C/S+ | 4 |
| C/L | 5 |
| N/C | 6 |
| +VIN | 7 |
| GROUND | 8 |
| POWER INDICATE | 9 |
| OVER CHARGE TERMINATE | 10 |
| N/C | 11 |
| OVER CHARGE INDICATE | 12 |
| STATE LEVEL CONTROL | 13 |
| TRICKLE BIAS | 14 |
| CHARGE ENABLE | 15 |
| N/C | 16 |
| VOLTAGE SENSE | 17 |
| COMPENSATION | 18 |
| DRIVER SOURCE | 19 |
| DRIVER SINK | 20 |

**DIL-16, SOIC-16 (TOP VIEW)
J or N Package, DW Package**



ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -40°C to +70°C for the UC2906 and 0°C to +70°C for the UC3906, +VIN = 10V, TA = TJ.


| PARAMETER | TEST CONDITIONS | UC2906 | | | UC3906 | | | UNITS |
|----------------------------------|---|--------|------|-------|--------|------|-------|-------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| Input Supply | | | | | | | | |
| Supply Current | +VIN = 10V | | 1.6 | 3.3 | | 1.6 | 3.3 | mA |
| | +VIN = 40V | | 1.8 | 3.6 | | 1.8 | 3.6 | mA |
| | +VIN = 40V, TA = -40°C to 85°C | | 1.8 | 4 | | | | mA |
| Supply Under-Voltage Threshold | +VIN = Low to High | 4.2 | 4.5 | 4.8 | 4.2 | 4.5 | 4.8 | V |
| Supply Under-Voltage Hysteresis | | | 0.20 | 0.30 | | 0.20 | 0.30 | V |
| Internal Reference (VREF) | | | | | | | | |
| Voltage Level (Note 3) | Measured as Regulating Level at Pin 13 w/ Driver Current = 1mA, TJ = 25°C | 2.275 | 2.3 | 2.325 | 2.270 | 2.3 | 2.330 | V |
| Line Regulation | +VIN = 5 to 40V | | 3 | 8 | | 3 | 8 | mV |
| Temperature Coefficient | | | -3.5 | | | -3.5 | | mV/°C |

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for $T_A = -40^\circ\text{C}$ to $+70^\circ\text{C}$ for the UC2906 and 0°C to $+70^\circ\text{C}$ for the UC3906, $+V_{IN} = 10\text{V}$, $T_A = T_J$.

| PARAMETER | TEST CONDITIONS | UC2906 | | | UC3906 | | | UNITS |
|---|--|--------|-------|-------|--------|-------|-------|---------------|
| | | MIN | TYP | MAX | MIN | TYP | MAX | |
| Voltage Amplifier | | | | | | | | |
| Input Bias Current | Total Input Bias at Regulating Level | -0.5 | -0.2 | | -0.5 | -0.2 | | μA |
| Maximum Output Current | Source | -45 | -30 | -15 | -45 | -30 | -15 | μA |
| | Sink | 30 | 60 | 90 | 30 | 60 | 90 | μA |
| Open Loop Gain | Driver current = 1mA | 50 | 65 | | 50 | 65 | | dB |
| Output Voltage Swing | Volts above GND or below $+V_{IN}$ | | 0.2 | | | 0.2 | | V |
| Driver | | | | | | | | |
| Minimum Supply to Source Differential | Pin 16 = $+V_{IN}$, $I_O = 10\text{mA}$ | | 2.0 | 2.2 | | 2.0 | 2.2 | V |
| Maximum Output Current | Pin 16 to Pin 15 = 2V | 25 | 40 | | 25 | 40 | | mA |
| Saturation Voltage | | | 0.2 | 0.45 | | 0.2 | 0.45 | V |
| Current Limit Amplifier | | | | | | | | |
| Input Bias Current | | | 0.2 | 1.0 | | 0.2 | 1.0 | μA |
| Threshold Voltage | Offset below $+V_{IN}$ | 225 | 250 | 275 | 225 | 250 | 275 | mV |
| Threshold Supply Sensitivity | $+V_{IN} = 5$ to 40V | | 0.03 | 0.25 | | 0.03 | 0.25 | %/V |
| Voltage Sense Comparator | | | | | | | | |
| Threshold Voltage | As a function of V_{REF} , $L_1 = \text{RESET}$ | 0.94 | 0.949 | 0.960 | 0.94 | 0.949 | 0.960 | V/V |
| | As a function of V_{REF} , $L_1 = \text{SET}$ | 0.895 | 0.90 | 0.910 | 0.895 | 0.90 | 0.910 | V/V |
| Input Bias Current | Total Input Bias at Thresholds | -0.5 | -0.2 | | -0.5 | -0.2 | | μA |
| Current Sense Comparator | | | | | | | | |
| Input Bias Current | | | 0.1 | 0.5 | | 0.1 | 0.5 | μA |
| Input Offset Current | | | 0.01 | 0.2 | | 0.01 | 0.2 | μA |
| Input Offset Voltage | Referenced to Pin 2, $I_{OUT} = 1\text{mA}$ | 20 | 25 | 30 | 20 | 25 | 30 | mV |
| Offset Supply Sensitivity | $+V_{IN} = 5$ to 40V | | 0.05 | 0.35 | | 0.05 | 0.35 | %/V |
| Offset Common Mode Sensitivity | $\text{CMV} = 2\text{V}$ to $+V_{IN}$ | | 0.05 | 0.35 | | 0.05 | 0.35 | %/V |
| Maximum Output Current | $V_{OUT} = 2\text{V}$ | 25 | 40 | | 25 | 40 | | mA |
| Output Saturation Voltage | $I_{OUT} = 10\text{mA}$ | | 0.2 | 0.45 | | 0.2 | 0.45 | V |
| Enable Comparator | | | | | | | | |
| Threshold Voltage | As a function of V_{REF} | 0.99 | 1.0 | 1.01 | 0.99 | 1.0 | 1.01 | V/V |
| Input Bias Current | | -0.5 | -0.2 | | -0.5 | -0.2 | | μA |
| Trickle Bias Maximum Output Current | $V_{OUT} = +V_{IN} - 3\text{V}$ | 25 | 40 | | 25 | 40 | | mA |
| Trickle Bias Maximum Output Voltage | Volts below $+V_{IN}$, $I_{OUT} = 10\text{mA}$ | | 2.0 | 2.6 | | 2.0 | 2.6 | V |
| Trickle Bias Reverse Hold-Off Voltage | $+V_{IN} = 0\text{V}$, $I_{OUT} = -10\mu\text{A}$ | 6.3 | 7.0 | | 6.3 | 7.0 | | V |
| Over-Charge Terminate Input | | | | | | | | |
| Threshold Voltage | | 0.7 | 1.0 | 1.3 | 0.7 | 1.0 | 1.3 | V |
| Internal Pull-Up Current | At Threshold | | 10 | | | 10 | | μA |
| Open Collector Outputs (Pins 7, 9, and 10) | | | | | | | | |
| Maximum Output Current | $V_{OUT} = 2\text{V}$ | 2.5 | 5 | | 2.5 | 5 | | mA |
| Saturation Voltage | $I_{OUT} = 1.6\text{mA}$ | | 0.25 | 0.45 | | 0.25 | 0.45 | V |
| | $I_{OUT} = 50\mu\text{A}$ | | 0.03 | 0.05 | | 0.03 | 0.05 | V |
| Leakage Current | $V_{OUT} = 40\text{V}$ | | 1 | 3 | | 1 | 3 | μA |

Note 3. The reference voltage will change as a function of power dissipation on the die according to the temperature coefficient of the reference and the thermal resistance, junction-to-ambient.

OPERATION AND APPLICATION INFORMATION



Internal reference temperature characteristic and tolerance.

Dual Level Float Charger Operations

The UC2906 is shown configured as a dual level float charger in Figure 1. All high currents are handled by the external PNP pass transistor with the driver supplying base drive to this device. This scheme uses the TRICKLE BIAS output and the charge enable comparator

to give the charger a low current turn on mode. The output current of the charger is limited to a low-level until the battery reaches a specified voltage, preventing a high current charging if a battery cell is shorted. Figure 2 shows the state diagram of the charger. Upon turn on the UV sense circuitry puts the charger in state 1, the high rate bulk-charge state. In this state, once the enable threshold has been exceeded, the charger will supply a peak current that is determined by the 250mV offset in the C/L amplifier and the sensing resistor R_S .

To guarantee full re-charge of the battery, the charger's voltage loop has an elevated regulating level, V_{OC} , during state 1 and state 2. When the battery voltage reaches 95% of V_{OC} , the charger enters the over-charge state, state 2. The charger stays in this state until the OVER-CHARGE TERMINATE pin goes high. In Figure 1, the charger uses the current sense amplifier to generate this signal by sensing when the charge current has tapered to a specified level, I_{OCT} . Alternatively the over-charge could have been controlled by an external source, such as a timer, by using the OVER-CHARGE INDICATE signal at Pin 9. If a load is applied to the battery and begins to discharge it, the charger will contribute its full output to the load. If the battery drops 10% below the float level, the charger will reset itself to state 1. When the load is removed a full charge cycle will follow. A graphical representation of a charge, and discharge, cycle of the dual lever float charger is shown in Figure 3.




Figure 1. The UC2906 in a dual level float charger.

OPERATION AND APPLICATION INFORMATION (cont.)

Design Procedure

1) Pick divider current, I_D . Recommended value is $50\mu\text{A}$ to $100\mu\text{A}$.

2) $R_C = 2.3V / I_D$

3) $R_A + R_B = R_{SUM} = (V_F - 2.3V) / I_D$

4) $R_D = 2.3V \cdot R_{SUM} / (V_{OC} - V_F)$

5) $R_A = (R_{SUM} + R_X)(1 - 2.3V / V_T)$
WHERE: $R_X = R_C \cdot R_D / (R_C + R_D)$

6) $R_B = R_{SUM} - R_A$

7) $R_S = 0.25V / I_{MAX}$

8) $R_T = (V_{IN} - V_T - 2.5V) / I_T$

9) $I_{OCT} = \frac{I_{MAX}}{10}$

Note: $V_{12} = 0.95 V_{OC}$,
 $V_{31} = 0.90 V_F$,

For further design and application information see
UICC Application Note U-104





Figure 2. State diagram and design equations for the dual level float charger.



Explanation: Dual Level Float Charger

- A. Input power turns on, battery charges at trickle current rate.
- B. Battery voltage reaches V_T enabling the driver and turning off the trickle bias output, battery charges at I_{MAX} rate.
- C. Transition voltage V_{12} is reached and the charger indicates that it is now in the over-charge state, state 2.
- D. Battery voltage approaches the over-charge level V_{OC} and the charge current begins to taper.
- E. Charge current tapers to I_{OCT} . The current sense amplifier output, in this case tied to the OC TERMINATE input, goes high. The charger changes to the float state and holds the battery voltage at V_F .
- F. Here a load ($>I_{MAX}$) begins to discharge the battery.
- G. The load discharges the battery such that the battery voltage falls below V_{31} . The charger is now in state 1, again.

Figure 3. Typical charge cycle: UC2906 dual level float charger.

OPERATION AND APPLICATION INFORMATION (cont.)

Compensated Reference Matches Battery Requirements

When the charger is in the float state, the battery will be maintained at a precise float voltage, V_F . The accuracy of this float state will maximize the standby life of the battery while the bulk-charge and over-charge states guarantee rapid and full re-charge. All of the voltage thresholds on the UC2906 are derived from the internal reference. This reference has a temperature coefficient that tracks the temperature characteristic of the optimum-charge and hold levels for sealed lead-acid cells. This further guarantees that proper charging occurs, even at temperature extremes.

Dual Step Current Charger Operation

Figures 4, 5 and 6 illustrate the UC2906's use in a different charging scheme. The dual step current charger is useful when a large string of series cells must be charged. The holding-charge state maintains a slightly elevated voltage across the batteries with the holding current, I_H . This will tend to guarantee equal charge distribution between the cells. The bulk-charge state is similar to that of the float charger with the exception that when V_{12} is reached, no over-charge state occurs since Pin 8 is tied high at all times. The current sense amplifier is used to regulate the holding current. In some applica-

tions a series resistor, or external buffering transistor, may be required at the current sense output to prevent excessive power dissipation on the UC2906.

A PNP Pass Device Reduces Minimum Input to Output Differential

The configuration of the driver on the UC2906 allows a good bit of flexibility when interfacing to an external pass transistor. The two chargers shown in Figures 1 and 4 both use PNP pass devices, although an NPN device driven from the source output of the UC2906 driver can also be used. In situations where the charger must operate with low input to output differentials the PNP pass device should be configured as shown in Figure 4. The PNP can be operated in a saturated mode with only the series diode and sense resistor adding to the minimum differential. The series diode, D1, in many applications, can be eliminated. This diode prevents any discharging of the battery, except through the sensing divider, when the charger is attached to the battery with no input supply voltage. If discharging under this condition must be kept to an absolute minimum, the sense divider can be referenced to the POWER INDICATE pin, Pin 7, instead of ground. In this manner the open collector off state of Pin 7 will prevent the divider resistors from discharging the battery when the input supply is removed.




Figure 4. The UC2906 in a dual step current charger.

OPERATION AND APPLICATION INFORMATION (cont.)





Figure 5. State Diagram and design equations for the dual step current charger.



Explanation: Dual Step Current Charger

- A. Input power turns on, battery charges at a rate of $I_H + I_{MAX}$.
- B. Battery voltage reaches V_{12} and the voltage loop switches to the lower level V_F . The battery is now fed with the holding current I_H .
- C. An external load starts to discharge the battery.
- D. When V_F is reached the charger will supply the full current $I_{MAX} + I_H$.
- E. The discharge continues and the battery voltage reaches V_{21} causing the charger to switch back to state 1.

Figure 6. Typical charge cycle: UC2906 dual step current charger

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|----------------------------|-------------------------|----------------------|--------------|-------------------------|---------|
| UC2906DW | NRND | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 70 | UC2906DW | |
| UC2906DWG4 | NRND | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 70 | UC2906DW | |
| UC2906DWTR | NRND | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 70 | UC2906DW | |
| UC2906N | NRND | PDIP | N | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | -40 to 70 | UC2906N | |
| UC2906NG4 | NRND | PDIP | N | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | -40 to 70 | UC2906N | |
| UC2906Q | NRND | PLCC | FN | 20 | 46 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR | -40 to 70 | UC2906Q | |
| UC3906DW | NRND | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -20 to 70 | UC3906DW | |
| UC3906DWG4 | NRND | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -20 to 70 | UC3906DW | |
| UC3906DWTR | NRND | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -20 to 70 | UC3906DW | |
| UC3906DWTRG4 | NRND | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR | -20 to 70 | UC3906DW | |
| UC3906N | NRND | PDIP | N | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | -20 to 70 | UC3906N | |
| UC3906NG4 | NRND | PDIP | N | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type | -20 to 70 | UC3906N | |
| UC3906Q | NRND | PLCC | FN | 20 | 46 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR | -20 to 70 | UC3906Q | |
| UC3906QG3 | NRND | PLCC | FN | 20 | 46 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR | -20 to 70 | UC3906Q | |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| UC2906DWTR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |
| UC3906DWTR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.75 | 10.7 | 2.7 | 12.0 | 16.0 | Q1 |

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| UC2906DWTR | SOIC | DW | 16 | 2000 | 367.0 | 367.0 | 38.0 |
| UC3906DWTR | SOIC | DW | 16 | 2000 | 367.0 | 367.0 | 38.0 |

FN 20

GENERIC PACKAGE VIEW

PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4040005-2/C



FN0020A

PACKAGE OUTLINE PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



4215152/B 04/2017

NOTES:


1. All linear dimensions are in inches. Any dimensions in brackets are in millimeters. Any dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension does not include mold protrusion. Maximum allowable mold protrusion .01 in [0.25 mm] per side.
4. Reference JEDEC registration MS-018.

EXAMPLE BOARD LAYOUT


FN0020A

PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



SOLDER MASK DETAILS

4215152/B 04/2017

NOTES: (continued)


- Publication IPC-7351 may have alternate designs.
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

FN0020A

PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4215152/B 04/2017

NOTES: (continued)


7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

DW 16

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4040000-2/H



DW0016A

PACKAGE OUTLINE SOIC - 2.65 mm max height

SOIC



4220721/A 07/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

EXAMPLE BOARD LAYOUT


DW0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:7X



SOLDER MASK DETAILS

4220721/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0016A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220721/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
 - The 20 pin end lead shoulder width is a vendor option, either half or full width.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.