
- Meets or Exceeds the Requirement of TIA/EIA-232-F and ITU Recommendation V.28
- Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between –25 V and 25 V
- 2-μs Maximum Transition Time Through the 3-V to -3-V Transition Region Under Full 2500-pF Load
- Inputs Compatible With Most TTL Families
- Common Strobe Input
- Inverting Output
- Slew Rate Can Be Controlled With an External Capacitor at the Output
- Standard Supply Voltages . . . ±12 V




#### description

The SN75150 is a monolithic dual line driver designed to satisfy the requirements of the standard interface between data-terminal equipment and data-communication equipment as defined by TIA/EIA-232-F. A rate of 20 kbits/s can be transmitted with a full 2500-pF load. Other applications are in data-transmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL families. Operation is from 12-V and –12-V power supplies.


The SN75150 is characterized for operation from 0°C to 70°C.

#### logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### logic diagram (positive logic)






Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### schematic (each line driver)



Resistor values shown are nominal.



SLLS081C - JANUARY 1971 - REVISED JUNE 1999

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC+</sub> (see Note 1)	15 V
Supply voltage, V <sub>CC</sub>	–15 V
Input voltage, V <sub>I</sub>	15 V
Applied output voltage	$\dots\dots \pm 25~V$
Package thermal impedance, θ <sub>JA</sub> (see Notes 2 and 3): D package	197°C/W
P package	104°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. Voltage values are with respect to network ground terminal.
  - 2. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can impact reliability.
  - 3. The package thermal impedance is calculated in accordance with JESD 51, except for through-hole packages, which use a trace length of zero.

#### recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage		10.8	12	13.2	V
Supply voltage	VCC-	-10.8	-12	-13.2	V
High-level input voltage, VIH		2		5.5	V
Low-level input voltage, V <sub>IL</sub>		0		0.8	V
Driver output voltage, VO				±15	V
Operating free-air temperature, TA		0		70	°C

## electrical characteristics over recommended operating free-air temperature range, $V_{CC\pm}$ = $\pm 13.2~V$ (unless otherwise noted)

	PARAMETER		TEST C	ONDITIONS	MIN	TYP†	MAX	UNIT
VOH	High-level output voltage		$V_{CC+} = 10.8 \text{ V},$ $V_{IL} = 0.8 \text{ V},$	$V_{CC-} = -10.8 \text{ V},$ $R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$	5	8		V
VOL	Low-level output voltage (see	Note 4)	$V_{CC+} = 10.8 \text{ V},$ $V_{IH} = 2 \text{ V},$	$V_{CC-} = -10.8 \text{ V},$ $R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$		-8	-5	V
l	High-level input current	Data input	V <sub>I</sub> = 2.4 V			1	10	μΑ
I <sub>IH</sub> High-level input current		Strobe input	V  = 2.4 V			2	20	μΑ
1	Low level input ourrent	Data input	V <sub>I</sub> = 0.4 V			-1	-1.6	mA
<sup>†</sup> 1∟	Low-level input current	Strobe input	V = 0.4 V		-2	-3.2	mA	
			V <sub>O</sub> = 25 V			2	8	
	Short-circuit output current‡		V <sub>O</sub> = −25 V			-3	-8	mA
los	Short-circuit output current+		$V_{O} = 0$ ,	V <sub>I</sub> = 3 V	10	15	30	IIIA
			$V_{O} = 0$ ,	V <sub>I</sub> = 0	-10	-15	-30	
I <sub>CCH+</sub>	Supply current from V <sub>CC+</sub> , high	gh-level output	$V_1 = 0$ , $R_1 = 3 \text{ k}\Omega$	),		10	22	mA
I <sub>CCH</sub> -			T <sub>A</sub> = 25°C			-1	-10	mA
ICCL+			V <sub>I</sub> = 3 V,	$R_L = 3 k\Omega$ ,		8	17	mA
ICCL-	Supply current from V <sub>CC</sub> -, lov	w-level output	T <sub>A</sub> = 25°C			-9	-20	mA

<sup>†</sup> All typical values are at  $V_{CC+} = 12 \text{ V}$ ,  $V_{CC-} = -12 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

NOTE 4: The algebraic convention, in which the less positive (more negative) limit is designated as minimum, is used in this data sheet for logic levels only, e.g., when –5 V is the maximum, the typical value is a more negative voltage.


## switching characteristics, $V_{CC+}$ = 12 V, $V_{CC-}$ = -12 V, $T_A$ = 25°C (see Figure 1)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> TLH	Transition time, low-to-high-level output	C <sub>I</sub> = 2500 pF,	$R_1 = 3 k\Omega to 7 k\Omega$	0.2	1.4	2	μs
tTHL	Transition time, high-to-low-level output	С[ = 2500 рг,	N_ = 3 K22 tO 7 K22	0.2	1.5	2	μs
<sup>t</sup> TLH	Transition time, low-to-high-level output	C <sub>I</sub> = 15 pF,	$R_1 = 7 k\Omega$		40		ns
tTHL	Transition time, high-to-low-level output	CL = 15 pr,	K[ = 7 K22		20		ns
tPLH	Propagation delay time, low-to-high-level output	C <sub>I</sub> = 15 pF,	$R_1 = 7 k\Omega$		60		ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output	CL = 15 pr,	K[ = 7 K22		45		ns




<sup>‡</sup> Not more than one output should be shorted at a time.

#### PARAMETER MEASUREMENT INFORMATION



#### **TEST CIRCUIT**



NOTES: A. The pulse generator has the following characteristics: duty cycle  $\leq$  50%,  $Z_O\approx$  50  $\Omega$ 

B. C<sub>L</sub> includes probe and jig capacitance.

**Figure 1. Test Circuit and Voltage Waveforms** 

#### **TYPICAL CHARACTERISTICS**

# OUTPUT CURRENT vs APPLIED OUTPUT VOLTAGE




Figure 2

www.ti.com 14-Jun-2023

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN75150D	LIFEBUY	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75150	
SN75150DR	LIFEBUY	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75150	
SN75150P	LIFEBUY	PDIP	Р	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75150P	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## **PACKAGE OPTION ADDENDUM**


www.ti.com 14-Jun-2023

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	U	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75150DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022




#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	SN75150DR	SOIC	D	8	2500	340.5	336.1	25.0

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

#### **TUBE**



#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN75150D	D	SOIC	8	75	507	8	3940	4.32
SN75150P	Р	PDIP	8	50	506	13.97	11230	4.32

#### **PACKAGE OUTLINE**

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## P (R-PDIP-T8)

### PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



#### **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated