

650V Cascode GaN FET PQFN88 Series

Description

The TPH3206LSGB 650V, $150m\Omega$ gallium nitride (GaN) FET is a normally-off device. Transphorm GaN FETs offer better efficiency through lower gate charge, faster switching speeds, and smaller reverse recovery charge, delivering significant advantages over traditional silicon (Si) devices.

Transphorm is a leading-edge wide band gap supplier with world-class innovation and a portfolio of fully-qualified GaN transistors that enables increased performance and reduced overall system size and cost.

Related Literature

- ANOOO9: Recommended External Circuitry for GaN FETs
- ANOOO3: Printed Circuit Board Layout and Probing

Product Series and Ordering Information

Part Number*	Package	Package Configuration
TPH3206LSGB	8 x 8mm PQFN	Source

- * Add "-TR" suffix for tape and reel
- ** LDGB package offers larger gate pad



Features

- JEDEC qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- · Robust design, defined by
 - Intrinsic lifetime tests
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low Q_{RR}
- Reduced crossover loss
- · RoHS compliant and Halogen-free packaging

Benefits


- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and softswitched circuits
- Easy to drive with commonly-used gate drivers

Applications


- Datacom
- Broad industrial
- PV inverter
- · Servo motor

Key Specifications		
V _{DS} (V) min	650	
V _{TDS} (V) max	800	
$R_{DS(on)}(m\Omega)$ max*	180	
Q _{rr} (nC) typ	52	
Qg (nC) typ	6.2	

^{*} Includes dynamic R_(on)



Cascode Schematic Symbol



Cascode Device Structure

Absolute Maximum Ratings (T_c =25 $^{\circ}$ C unless otherwise stated.)

Symbol	Parameter		Limit Value	Unit		
V _{DSS}	Drain to source voltage (T _J = -5!	5°C to 150°C)	650			
V _{(TR)DSS}	Transient drain to source voltage	ge a	800	V		
V _{GSS}	Gate to source voltage		±18			
P _D	Maximum power dissipation @1	Tc=25°C	81	W		
I-	Continuous drain current @T _C =25°C b		16	А		
l _D	Continuous drain current @T _C =100°C b		Continuous drain current @T _C =100°C b		10	А
I _{DM}	Pulsed drain current (pulse width: 10µs)		60	А		
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive °		1200	A/µs		
(di/dt) _{RDMT}	Reverse diode di/dt, transient d		2400	A/µs		
Tc	Operating temperature	Case	-55 to +150	°C		
TJ	Operating temperature	Junction	-55 to +150	°C		
T _S	Storage temperature		-55 to +150	°C		
T _{SOLD}	Soldering peak temperature ^e		260	°C		

Notes:

- a. In off-state, spike duty cycle D<0.01, spike duration $<1\mu$ s
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. Continuous switching operation
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. For 10 sec., 1.6mm from the case


Thermal Resistance


Symbol	Parameter	Typical	Unit
R _{ØJC}	Junction-to-case	1.55	°C/W
R _{OJA}	Junction-to-ambient ^a	45	°C/W

Notes:

a. Device on one layer epoxy PCB for drain connection (vertical and without air stream cooling, with 6cm² copper area and 70µm thickness)

Circuit Implementation





Simplified Half-bridge Schematic

Efficiency vs Output Power

Recommended gate drive: (0V, 8-10V) with $R_{G(tot)} = 25\Omega$, where $R_{G(tot)} = R_G + R_{DRIVER}$

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC _{DCL}) ^a	Recommended Switching Node RC Snubber (RC _{SN}) ^{b, c}
MMZ1608Q121BTA00	10nF + 8Ω	22pF + 15Ω

Notes:

- a. RC_{DCL} should be placed as close as possible to the drain pin
- b. A switching node RC snubber (C, R) is recommended for high switching currents (>70% of I_RDMC1 or I_RDMC2; see page 5 for I_RDMC1 and I_RDMC2)
- c. I_{RDM} values can be increased by increasing R_{G} and C_{SN}

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward Device Characteristics							
$V_{(BL)DSS}$	Drain-source voltage	650	_	_	V	V _{GS} =0V	
$V_{\text{GS(th)}}$	Gate threshold voltage	1.65	2.1	2.6	V	V _{DS} =V _{GS} , I _D =500μA	
В	Drain source on registance 3	_	150	180	mΩ	V _{GS} =8V, I _D =10A	
R _{DS(on)eff}	Drain-source on-resistance a	_	308	_		V _{GS} =8V, I _D =10A, T _J =150°C	
l	Drain to course leakage current	_	2.5	30		V _{DS} =650V, V _{GS} =0V	
I _{DSS}	Drain-to-source leakage current	_	8	_	μA	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
1	Gate-to-source forward leakage current	_	_	100	nA	V _{GS} =18V	
I_{GSS}	Gate-to-source reverse leakage current	_	_	-100	TIA	V _{GS} =-18V	
C _{ISS}	Input capacitance	_	720	_		V _{GS} =0V, V _{DS} =480V, <i>f</i> =1MHz	
Coss	Output capacitance	_	46	_	pF		
C _{RSS}	Reverse transfer capacitance	_	5.5	_			
C _{O(er)}	Output capacitance, energy related b	_	65	_	pF	V _{GS} =0V, V _{DS} =0V to 480V	
C _{O(tr)}	Output capacitance, time related °	_	106	_	рг		
Q _G	Total gate charge	_	6.2	_			
Q _{GS}	Gate-source charge	_	2.1	_	nC	V_{DS} =100V, V_{GS} =0V to 4.5V, I_{D} =10A	
Q_{GD}	Gate-drain charge	_	2.2	_			
Qoss	Output charge	_	44.4	_	nC	V _{GS} =0V, V _{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	6	_		$V_{DS}{=}480\text{V}, V_{GS}{=}0\text{V to }10\text{V},$ $I_{D}{=}10\text{A}, R_{G}{=}22\Omega$	
t _R	Rise time	_	4.5	_	nc		
t _{D(off)}	Turn-off delay	_	9.7	_	ns		
t _F	Fall time	_	4	_			

Notes:

a. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions

b. Equivalent capacitance to give same stored energy as V_{DS} rises from 0V to 400V

c. Equivalent capacitance to give same charging time as V_{DS} rises from 0V to 400V

Electrical Parameters (T_J=25 °C unless otherwise stated)

Symbol	Parameter		Тур	Max	Unit	Test Conditions	
Reverse Dev	Reverse Device Characteristics						
Is	Reverse current	_	_	10	А	V _{GS} =0V, T _C =100°C, ≤25% duty cycle	
		_	2.4	_		V _{GS} =0V, I _S =10A	
V_{SD}	Reverse voltage a	_	3.7	_	V	V _{GS} =0V, I _S =10A, T _J =150°C	
		_	1.7	_	-	V _{GS} =0V, I _S =5A	
t _{RR}	Reverse recovery time	_	17	_	ns	I _S =11A, V _{DD} =400V,	
Q _{RR}	Reverse recovery charge	_	52	_	nC	di/dt=2000A/µs	
(di/dt) _{RDMC}	Reverse diode di/dt, repetitive b	_	_	1200	A/µs		
I _{RDMC1}	Reverse diode switching current, repetitive (dc) c, e	_	_	11	A	Circuit implementation and parameters on page 3	
I _{RDMC2}	Reverse diode switching current, repetitive (ac) c, e	_	_	14	А	Circuit implementation and parameters on page 3	
(di/dt) _{RDMT}	Reverse diode di/dt, transient d	_	_	2400	A/µs		
I _{RDMT}	Reverse diode switching current, transient d,e	_	_	18	А	Circuit implementation and parameters on page 3	

Notes:

- a. Includes dynamic $R_{DS(on)}$ effect
- b. Continuous switching operation
- c. Definitions: dc = dc-to-dc converter topologies; ac = inverter and PFC topologies, 50-60Hz line frequency
- d. ≤300 pulses per second for a total duration ≤20 minutes
- e. I_{RDM} values can be increased by increasing R_{G} and C_{SN} on page 3

Typical Characteristics (25 °C unless otherwise stated)




Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}




Figure 2. Typical Output Characteristics T_J =150 ° C Parameter: V_{GS}




Figure 3. Typical Transfer Characteristics V_{DS} =10V, parameter: T_J





Figure 4. Normalized On-Resistance $I_D=12A,\,V_{GS}=8V$

Typical Characteristics (T_C=25 °C unless otherwise stated)







Figure 5. Typical Capacitance V_{GS} =0V, f=1MHz

Figure 6. Typical Coss Stored Energy






Figure 7. Typical Qoss

Figure 8. Typical Gate Charge I_{DS} =10A, V_{DS} =400V

Typical Characteristics (T_C=25 °C unless otherwise stated)




Figure 9. Forward Characteristics of Rev. Diode $I_S {=} f(V_{SD}), \ Parameter \ T_J$




Figure 10. Current Derating
Pulse width = 100µs




Figure 11. Safe Operating Area T_c =25 ° C (calculated based on thermal limit)





Figure 12. Safe Operating Area T_c=80 °C (calculated based on thermal limit)

Typical Characteristics (T_C=25 °C unless otherwise stated)






Figure 13. Transient Thermal Resistance

Figure 14. Power Dissipation

Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit (see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Switching Time Waveform




Figure 17. Diode Characteristics Test Circuit




Figure 18. Diode Recovery Waveform




Figure 19. Dynamic R_{DS(on)eff} Test Circuit





Figure 20. Dynamic R_{DS(on)eff} Waveform



Design Considerations

The fast switching of GaN devices reduces current-voltage cross-over losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Transphorm GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Transphorm GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See AN0003: Printed Circuit Board Layout and Probing	

Application Notes

- ANOOO2: Characteristics of Transphorm GaN Power Switches
- ANOOO3: Printed Circuit Board Layout and Probing
- ANOOO4: Designing Hard-switched Bridges with GaN
- ANOOO8: Drain Voltage and Avalanche Ratings for GaN FETs
- ANOOO9: Recommended External Circuitry for GaN FETs

Revision History

Version	Date	Change(s)
0	1/11/2019	New datasheet