

12-Bit, 80 MSPS,

High Speed Video D/A Converter

January 1998

### Features

- Throughput Rate ..... **80 MSPS**
- Low Power ..... **650mW**
- Integral Linearity Error ..... **0.75 LSB**
- Low Glitch Energy ..... **3.0pV·s**
- TTL/CMOS Compatible Inputs
- Improved Hold Time ..... **0.25ns**
- Excellent Spurious Free Dynamic Range

### Applications

- Professional Video
- Cable TV Headend Equipment


### Description



The HI5735 is a 12-bit, 80 MSPS, D/A converter which is implemented in the Harris BiCMOS 10V (HBC-10) process. Operating from +5V and -5.2V, the converter provides -20.48mA of full scale output current and includes an input data register and bandgap voltage reference. Low glitch energy and excellent frequency domain performance are achieved using a segmented architecture. The digital inputs are TTL/CMOS compatible and translated internally to ECL. All internal logic is implemented in ECL to achieve high switching speed with low noise. The addition of laser trimming assures 12-bit linearity is maintained along the entire transfer curve.

### Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
HI5735KCP	0 to 70	28 Lead PDIP	E28.6
HI5735KCB	0 to 70	28 Lead SOIC	M28.3

### Pinout

 HI5735  
 (PDIP, SOIC)  
 TOP VIEW


**Typical Application Circuit****Functional Block Diagram**

**Absolute Maximum Ratings**

Digital Supply Voltage $V_{CC}$ to DGND .....	+5.5V
Negative Digital Supply Voltage $DV_{EE}$ to DGND .....	-5.5V
Negative Analog Supply Voltage $AV_{EE}$ to AGND, ARTN .....	-5.5V
Digital Input Voltages (D11-D0, CLK) to DGND .....	$DV_{CC}$ to -0.5V
Internal Reference Output Current .....	$\pm 2.5\text{mA}$
Voltage from CTRL IN to $AV_{EE}$ .....	2.5V to 0V
Control Amplifier Output Current .....	$\pm 2.5\text{mA}$
Reference Input Voltage Range .....	-3.7V to $AV_{EE}$
Analog Output Current ( $I_{OUT}$ ) .....	30mA

**Thermal Information**

Thermal Resistance (Typical, Note 1)	$\theta_{JA}$ ( $^{\circ}\text{C/W}$ )
PDIP Package .....	55
SOIC Package .....	70
Maximum Junction Temperature	
Plastic Packages .....	150 $^{\circ}\text{C}$
Maximum Storage Temperature Range .....	-65 $^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$
Maximum Lead Temperature (Soldering 10s) .....	300 $^{\circ}\text{C}$
(SOIC - Lead Tips Only)	

**Operating Conditions**

Temperature Range	
HI5735BIx .....	-40 $^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$

**CAUTION:** Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTE:

1.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specifications**  $AV_{EE}, DV_{EE} = -4.94$  to  $-5.46\text{V}$ ,  $V_{CC} = +4.75$  to  $+5.25\text{V}$ ,  $V_{REF}$  = Internal  
 $T_A = 25^{\circ}\text{C}$  for All Typical Values

PARAMETER	TEST CONDITIONS	HI5735BI			UNITS
		MIN	TYP	MAX	
<b>SYSTEM PERFORMANCE</b>					
Resolution		12	-	-	Bits
Integral Linearity Error, INL	(Note 4) ("Best Fit" Straight Line)	-	0.75	1.5	LSB
Differential Linearity Error, DNL	(Note 4)	-	0.5	1.0	LSB
Offset Error, $I_{OS}$	(Note 4)	-	20	75	$\mu\text{A}$
Full Scale Gain Error, FSE	(Notes 2, 4)	-	1	10	%
Offset Drift Coefficient	(Note 3)	-	-	0.05	$\mu\text{A}/^{\circ}\text{C}$
Full Scale Output Current, $I_{FS}$		-	20.48	-	mA
Output Voltage Compliance Range	(Note 3)	-1.25	-	0	V
<b>DYNAMIC CHARACTERISTICS</b>					
Throughput Rate	(Note 5)	80	-	-	MSPS
Output Voltage Full Scale Step Settling Time, $t_{SETT}$ Full Scale	To $\pm 0.5$ LSB Error Band $R_L = 50\Omega$ (Note 3)	-	20	-	ns
Single Glitch Area, GE (Peak)	$R_L = 50\Omega$ (Note 3)	-	5	-	pV-s
Doublet Glitch Area, (Net)		-	3	-	pV-s
Output Slew Rate	$R_L = 50\Omega$ , DAC Operating in Latched Mode (Note 3)	-	1,000	-	V/ $\mu\text{s}$
Output Rise Time	$R_L = 50\Omega$ , DAC Operating in Latched Mode (Note 3)	-	675	-	ps
Output Fall Time	$R_L = 50\Omega$ , DAC Operating in Latched Mode (Note 3)	-	470	-	ps
Differential Gain	$R_L = 50\Omega$ (Note 3)	-	0.15	-	%
Differential Phase	$R_L = 50\Omega$ (Note 3)	-	0.07	-	Deg

# HI5735

**Electrical Specifications** AV<sub>EE</sub>, DV<sub>EE</sub> = -4.94 to -5.46V, V<sub>CC</sub> = +4.75 to +5.25V, V<sub>REF</sub> = Internal  
 $T_A = 25^\circ\text{C}$  for All Typical Values **(Continued)**

PARAMETER	TEST CONDITIONS	HI5735BI $T_A = 0^\circ\text{C TO } 70^\circ\text{C}$			UNITS
		MIN	TYP	MAX	
Spurious Free Dynamic Range to Nyquist (Note 3)	f <sub>CLK</sub> = 40MHz, f <sub>OUT</sub> = 2.02MHz, 20MHz Span	-	70	-	dBc
	f <sub>CLK</sub> = 80MHz, f <sub>OUT</sub> = 2.02MHz, 40MHz Span	-	70	-	dBc
<b>REFERENCE/CONTROL AMPLIFIER</b>					
Internal Reference Voltage, V <sub>REF</sub>	(Note 4)	-1.27	-1.23	-1.17	V
Internal Reference Voltage Drift	(Note 3)	-	50	-	$\mu\text{V}/^\circ\text{C}$
Internal Reference Output Current Sink/Source Capability	(Note 3)	-125	-	+50	$\mu\text{A}$
Internal Reference Load Regulation	I <sub>REF</sub> = 0 to I <sub>REF</sub> = -125 $\mu\text{A}$	-	50	-	$\mu\text{V}$
Input Impedance at REF OUT pin	(Note 3)	-	1.4	-	k $\Omega$
Amplifier Large Signal Bandwidth (0.6V <sub>P-P</sub> )	Sine Wave Input, to Slew Rate Limited (Note 3)	-	3	-	MHz
Amplifier Small Signal Bandwidth (0.1V <sub>P-P</sub> )	Sine Wave Input, to -3dB Loss (Note 3)	-	10	-	MHz
Reference Input Impedance	(Note 3)	-	12	-	k $\Omega$
Reference Input Multiplying Bandwidth (CTL IN)	R <sub>L</sub> = 50 $\Omega$ , 100mV Sine Wave, to -3dB Loss at I <sub>OUT</sub> (Note 3)	-	200	-	MHz
<b>DIGITAL INPUTS (D9-D0, CLK, INVERT)</b>					
Input Logic High Voltage, V <sub>IH</sub>	(Note 4)	2.0	-	-	V
Input Logic Low Voltage, V <sub>IL</sub>	(Note 4)	-	-	0.8	V
Input Logic Current, I <sub>IH</sub>	(Note 4)	-	-	400	$\mu\text{A}$
Input Logic Current, I <sub>IL</sub>	(Note 4)	-	-	700	$\mu\text{A}$
Digital Input Capacitance, C <sub>IN</sub>	(Note 3)	-	3.0	-	pF
<b>TIMING CHARACTERISTICS</b>					
Data Setup Time, t <sub>SU</sub>	See Figure 1 (Note 3)	3.0	2.0	-	ns
Data Hold Time, t <sub>HL</sub>	See Figure 1 (Note 3)	0.5	0.25	-	ns
Propagation Delay Time, t <sub>PD</sub>	See Figure 1 (Note 3)	-	4.5	-	ns
CLK Pulse Width, t <sub>PW1</sub> , t <sub>PW2</sub>	See Figure 1 (Note 3)	3.0	-	-	ns
<b>POWER SUPPLY CHARACTERISTICS</b>					
I <sub>EEA</sub>	(Note 4)	-	42	50	mA
I <sub>EED</sub>	(Note 4)	-	70	85	mA
I <sub>CCD</sub>	(Note 4)	-	13	20	mA
Power Dissipation	(Note 4)	-	650	-	mW
Power Supply Rejection Ratio	V <sub>CC</sub> $\pm$ 5%, V <sub>EE</sub> $\pm$ 5%	-	5	-	$\mu\text{A/V}$

NOTES:

2. Gain Error measured as the error in the ratio between the full scale output current and the current through R<sub>SET</sub> (typically 1.28mA). Ideally the ratio should be 16.
3. Parameter guaranteed by design or characterization and not production tested.
4. All devices are 100% tested at 25°C. 100% production tested at temperature extremes for military temperature devices, sample tested for industrial temperature devices.
5. Dynamic Range must be limited to a 1V swing within the compliance range.