

Table 3. Maximum Ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Ratings	Symbol	Value	Unit
THERMAL RESISTANCE			
RTH, RTL Termination Resistance	R _{RTHRTL}	500 to 16 k	Ω
Junction to Heatsink Thermal Resistance for HSOP-20 33% Power on V1, 66% on V2 (including CAN) ⁽²⁾	R _{AJC}	3.1	°C/W
Junction to Pin Thermal Resistance for SO-28WD ⁽³⁾	R _{AS/P}	17	°C/W
Thermal Shutdown Temperature	T _{SD}	165	°C
Peak Package Reflow Temperature During Reflow ^{(4), (5)}	T _{PPRT}	Note 5	°C

Notes

- Refer to thermal management in device description section.
- Refer to thermal management in device section. Ground pins 6, 7, 8, 9, 20, 21, 22, and 23 of SO28WB package.
- Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- Freescall's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.

STATIC ELECTRICAL CHARACTERISTICS

Table 4. Static Electrical Characteristics

Characteristics noted under conditions V_{BAT} , $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25^{\circ}\text{C}$ under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
POWER INPUT (VBAT)					
Nominal VBAT Operating Range	V_{BAT}	5.5	—	18	V
Functional VBAT Operating Range	V_{BAT}	5.5	—	27	V
V_{BAT} Threshold for BAT_{FAIL} Flag	BAT_{FAIL}	2.0	—	4.0	V
Delay for Signalling BAT_{FAIL}	T_{FAIL}	—	150	400	μs
Overvoltage V_{BAT} Threshold	BAT_{HIGH}	18	20	22	V
Delay for Setting BAT_{HIGH} Flag	T_{HIGH}	4.0	18	50	μs
Supply Current in Sleep Mode Forced Wake-Up and Cyclic Sense Disabled $V_{BAT} = 12\text{ V}$, $T_J = 25^{\circ}\text{C}$ to 150°C	I_{SLEEP1}	—	75	125	μA
Supply Current in Sleep Mode Forced Wake-Up and Cyclic Sense Disabled $V_{BAT} = 12\text{ V}$, $T_J = -40^{\circ}\text{C}$ to 25°C	I_{SLEEP2}	—	—	210	μA
Supply Current in Sleep Mode Forced Wake-Up and Cyclic Sense Enabled $V_{BAT} = 12\text{ V}$, $T_J = 25^{\circ}\text{C}$ to 150°C	I_{SLEEP3}	—	105	155	μA
Supply Current in Sleep Mode Forced Wake-Up and Cyclic Sense Enabled $V_{BAT} = 12\text{ V}$, $T_J = -40^{\circ}\text{C}$ to 25°C	I_{SLEEP4}	—	—	250	μA
Supply Current in Sleep Mode Forced Wake-Up and Cyclic Sense Disabled $V_{BAT} = 12\text{ V}$, $T_J = 25^{\circ}\text{C}$ to 150°C	I_{SLEEP5}	—	—	300	μA
Supply Current in Stand-by Mode	I_{STB2}	—	0.5	1.0	mA
Supply Current in Normal Mode Normal Mode with $I(V1) = 1$ $I(V2) = 0$ Bus in Recessive State	I_{NREC}	—	3.5	7.0	mA
POWER OUTPUT					
V1 Output Voltage $0\text{ mA} < I_{OUT} < 100\text{ mA}$ $5.5\text{ V} < V_{BAT} < 27\text{ V}$	$V1_{NOM}$	4.85	5.0	5.15	V
V1 Output Voltage $I_{OUT} \leq 100\text{ mA}$ $27\text{ V} < V_{BAT} < 40\text{ V}$	$V1$	4.8	5.0	5.2	V
V1 Drop Voltage $I_{OUT} \leq 100\text{ mA}$ (6)	$V1_{DROP}$	—	0.35	0.5	V

Notes

- 6. Measured when V1 has dropped 100mV below its nominal value

Table 4. Static Electrical Characteristics (continued)

Characteristics noted under conditions V_{BAT} , $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25^{\circ}\text{C}$ under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
POWER OUTPUT (CONTINUED)					
CANL Wake-Up Voltage Threshold Bus Stand-by Mode	V_{WAKEL}	2.5	3.3	3.9	V
CANH Wake-Up Voltage Threshold Bus Stand-by Mode	V_{WAKEH}	1.2	2.0	2.7	V
Wake-Up Threshold Difference	$V_{WAKEL} - V_{WAKEH}$	0.2	—	—	V
CANH Single Ended Receiver Threshold Failures 4, 6, and 7	V_{CANH}	1.5	1.85	2.15	V
CANL Single Ended Receiver Threshold Failures 3 and 8	V_{CANL}	2.8	3.05	3.4	V
CANL Pull-Up Current Bus Normal Mode	I_{CANLPU}	45	75	90	μA
CANH Pull Down Current Bus Normal Mode	I_{CANLPD}	45	75	90	μA
Receiver Differential Input Impedance CANH/CANL	R_{DIFF}	100	—	180	$\text{k}\Omega$
Differential Receiver Common Mode Voltage Range	V_{COM}	-8.0	—	8.0	V
RTL to V2 Switch on Resistance $I_{OUT} < -10 \text{ mA}$, Bus Normal Operating Mode	R_{RTL}	10	25	70	Ω
RTL to Battery Switch Series Resistance Bus Stand-by Mode	R_{RTL}	8.0	12.5	20	$\text{k}\Omega$
RTH to Ground Switch on Resistance $I_{OUT} < 10 \text{ mA}$, All Modes	R_{RTH}	—	25	70	Ω
CONTROL INTERFACE					
High Level Input Voltage	V_{IH}	0.7 V1	—	V1 + 0.3 V	V
$\overline{\text{CS}}$ Threshold for SPI Wake-Up SBC in Sleep Mode, V1 < 1.5 V	V_{CSTH}	—	2.2	—	V
$\overline{\text{CS}}$ Filter Time for SPI Wake-Up SBC in Sleep Mode, V1 < 1.0 V	t_{CSFT}	—	—	3.0	μs
Low Level Input Voltage	V_{IL}	-0.3	—	0.3 V1	V
High Level Input Current on $\overline{\text{CS}}$ $V_I = 4.0 \text{ V}$	I_{CSH}	-100	—	-20	μA
Low Level Input Current on $\overline{\text{CS}}$ $V_I = 1.0 \text{ V}$	I_{CSL}	-100	—	-20	μA
TX High Level Input Current $V_I = 4.0 \text{ V}$	I_{TXH}	-200	-80	-25	μA
TX Low Level Input Current $V_I = 1.0 \text{ V}$	I_{TXL}	-800	-320	-100	μA
SI, SCLK Input Current $0 < V_{IN} < V1$	I_{SISLK}	-10	—	+10	μA

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 5. Dynamic Electrical Characteristics

Characteristics noted under conditions $7.0 \text{ V} \leq V_{\text{SUP}} \leq 18 \text{ V}$, $-40^\circ\text{C} \leq T_A \leq 125^\circ\text{C}$, $\text{GND} = 0 \text{ V}$ unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_A = 25^\circ\text{C}$ under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
MICROCONTROLLER INTERFACE					
AC CANL/CANH Slew Rates, Rising or Falling Edges, TX from Recessive to Dominant State $C_{\text{LOAD}} - 10 \text{ nF}$, $133 \ \Omega$ Termination Resistors	t_{CANRD}	3.5	5.0	10	V/ μs
AC CANL/CANH Slew Rates, Rising or Falling Edges, TX from Dominant to Recessive State $C_{\text{LOAD}} - 10 \text{ nF}$, $133 \ \Omega$ Termination Resistors	t_{CANDR}	2.0	3.5	10	V/ μs
AC Propagation Delay TX to RX Low $C_{\text{LOAD}} - 10 \text{ nF}$, $133 \ \Omega$ Termination Resistors	t_{DH}	—	1.2	2.0	μs
AC Propagation Delay TX to RX High $C_{\text{LOAD}} - 10 \text{ nF}$, $133 \ \Omega$ Termination Resistors	t_{DL}	—	2.0	3.0	μs
Wake-Up Filter Time	t_{WUFT}	8.0	20	38	μs
RST Duration after V1 High	t_{RES}	—	1.0	—	ms
SCLK Clock Period	t_{PSCLK}	500	—	—	ns
SCLK Clock High Time	t_{WSCLKH}	175	—	—	ns
SCLK Clock Low Time	t_{WSCLKL}	175	—	—	ns
Falling Edge of $\overline{\text{CS}}$ to Rising Edge of SCLK	t_{LEAD}	250	50	—	ns
Falling Edge of SCLK to Rising Edge of $\overline{\text{CS}}$	t_{LEAD}	250	50	—	ns
SI to Falling Edge of SCLK	t_{SISU}	125	25	—	ns
Falling Edge of SCLK to SI	$t_{\text{SI(HOLD)}}$	125	25	—	ns
SO Rise Time ($C_L = 200 \text{ pF}$)	t_{RSO}	—	25	75	ns
SO Fall Time ($C_L = 200 \text{ pF}$)	t_{FSO}	—	25	75	ns
SI, $\overline{\text{CS}}$, SCLK Incoming Signal Rise Time	t_{RSI}	—	—	200	ns
SI, $\overline{\text{CS}}$, SCLK Incoming Signal Fall Time	t_{FSI}	—	—	200	—
Time from Falling Edge of CS to SO Low Impedance High Impedance	$t_{\text{SO(EN)}}$ $t_{\text{SO(DIS)}}$	—	—	200 200	ns
Time from Rising Edge of SCLK to SO Data Valid 0.2 V_1 or $V_2 \leq \text{SO} \leq 0.8 \text{ V}_1$ or V_2 , $C_L = 200 \text{ pF}$	t_{VALID}	—	50	125	—
Running Mode Oscillator Tolerance (Normal Request, Normal and Stand-by Modes ⁽⁹⁾)	RMOT	-12	—	+12	%
Software Watchdog Timing 1 ⁽⁹⁾	t_{SW1}	4.4	5.0	5.6	ms
Software Watchdog Timing 2 ⁽⁹⁾	t_{SW2}	8.8	10	11.2	ms
Software Watchdog Timing 3 ⁽⁹⁾	t_{SW3}	17.6	20	22.4	ms
Software Watchdog Timing 4 ⁽⁹⁾	t_{SW4}	28	32	36	ms

Notes

9. Software watchdog timing accuracy is based on the running mode oscillator tolerance

Table 5. Dynamic Electrical Characteristics (continued)

Characteristics noted under conditions $7.0\text{ V} \leq V_{\text{SUP}} \leq 18\text{ V}$, $-40^\circ\text{C} \leq T_{\text{A}} \leq 125^\circ\text{C}$, $\text{GND} = 0\text{ V}$ unless otherwise noted. Typical values noted reflect the approximate parameter means at $T_{\text{A}} = 25^\circ\text{C}$ under nominal conditions unless otherwise noted.

Characteristic	Symbol	Min	Typ	Max	Unit
MICROCONTROLLER INTERFACE (CONTINUED)					
Software Watchdog Timing 5 ⁽¹⁰⁾	$t_{\text{SW}5}$	44.8	51	58	ms
Software Watchdog Timing 6 ⁽¹⁰⁾	$t_{\text{SW}6}$	65	74	83	ms
Software Watchdog Timing 7 ⁽¹⁰⁾	$t_{\text{SW}7}$	88	100	112	ms
Software Watchdog Timing 8 ⁽¹⁰⁾	$t_{\text{SW}8}$	167	190	213	ms
Sleep Mode Oscillator Tolerance ⁽¹⁰⁾	SMOT	-30	—	+30	%
Cyclic Sense/FWU Timing 1 Sleep Mode ⁽¹⁰⁾	$t_{\text{CY}1}$	22.4	32	46.6	ms
Cyclic Sense/FWU Timing 2 Sleep Mode ⁽¹⁰⁾	$t_{\text{CY}2}$	44.8	64	83.2	ms
Cyclic Sense/FWU Timing 3 Sleep Mode ⁽¹⁰⁾	$t_{\text{CY}3}$	89.6	128	166.4	ms
Cyclic Sense/FWU Timing 4 Sleep Mode ⁽¹⁰⁾	$t_{\text{CY}4}$	179	256	333	ms
Cyclic Sense/FWU Timing 5 Sleep Mode ⁽¹⁰⁾	$t_{\text{CY}5}$	358	512	665	ms
Cyclic Sense/FWU Timing 6 Sleep Mode ⁽¹⁰⁾	$t_{\text{CY}6}$	717	1024	1331	ms
Cyclic Sense/FWU Timing 7 Sleep Mode ⁽¹⁰⁾	$t_{\text{CY}7}$	1434	2048	2662	ms
Cyclic Sense/FWU Timing 8 Sleep Mode ⁽¹⁰⁾	$t_{\text{CY}8}$	5734	8192	10650	ms
Ground Shift Threshold 1 ⁽¹¹⁾ CAN Transceiver Active in Two Wire Operation	GS1	-1.0	-0.7	-0.3	V
Ground Shift Threshold 2 ⁽¹¹⁾ CAN Transceiver Active in Two Wire Operation	GS2	-1.5	-1.2	-0.8	V
Ground Shift Threshold 3 ⁽¹¹⁾ CAN Transceiver Active in Two Wire Operation	GS3	-2.0	-1.7	-1.3	V
Ground Shift Threshold 4 ⁽¹¹⁾ CAN Transceiver Active in Two Wire Operation	GS4	-2.6	-2.2	-1.7	V
BUS TRANSMITTER					
AC Minimum Dominant Time for Wake-Up on CANL or CANH Bus Stand-by Mode, $V_{\text{BAT}} = 12\text{ V}$	t_{WAKE}	4.0	—	40	μs
AC Failure 3 Detection Time Bus Normal Mode	$t_{\text{AC}3\text{D}}$	10	—	60	μs
AC Failure 3 Recovery Time Bus Normal Mode	$t_{\text{AC}3\text{R}}$	10	—	60	μs
AC Failure 6 Detection Time Bus Normal Mode	$t_{\text{AC}6\text{D}}$	50	—	400	μs
AC Failure 6 Recovery Time Bus Normal Mode	$t_{\text{AC}6\text{R}}$	150	—	1000	μs
AC Failure 4, 7, and 8 Detection Time Bus Normal Mode	$t_{\text{AC}478\text{D}}$	0.75	—	4.0	ms

Notes

- 10. Cyclic sense and forced wake-up timing accuracy are based on the Sleep mode oscillator tolerance.
- 11. No overlap between two adjacent thresholds.

TIMING DIAGRAMS




Figure 4. Input Timing Switch Characteristics

FUNCTIONAL DESCRIPTION

INTRODUCTION

The System Basis Chip (SBC) is an integrated circuit dedicated to car body applications. It includes three main blocks:

1. A dual voltage regulator
2. Reset, watchdog, wake-up inputs, cyclic wake-up

3. CAN low speed fault tolerant physical interface

Supplies

Two low drop regulators and one switch to V_{BAT} are provided to supply the ECU microcontroller or peripherals, with independent control and monitoring through SPI.

FUNCTIONAL PIN DESCRIPTION

TRANSMIT AND RECEIVE DATA (TX AND RX)

The RX and TX pins (receive data and transmit data pins, respectively) are connected to a microcontroller's CAN protocol handler. TX is an input and controls the CANH and CANL line state (dominant when TX is LOW, recessive when TX is HIGH). RX is an output and reports the bus state.

VOLTAGE REGULATOR ONE AND TWO (V1 AND V2)

The V1 pin is a 3% low drop voltage regulator dedicated to the microcontroller supply (nominal 5V supply).

The V2 pin is a low drop voltage regulator dedicated to the peripherals supply (nominal 5V supply).

RESET (RST)

The RST (reset) pin is an input/output pin. The typical reset duration from SBC to microcontroller is 1ms. If longer times are required, an external capacitor can be used. SBC provides two RST output pull-up currents. A typical 30μA pull up when Vreset is below 2.5V and a 300uA pull up when reset voltage is higher than 2.5V. RST is also an input for the SBC. It means the MC33389 is forced to Normal Request mode after RST is released by the microcontroller

INTERRUPT (INT)

The Interrupt pin INT is an output that is set LOW when an interrupt occurs. INT is enabled using the Interrupt Register (INTR). When an interrupt occurs, INT stays LOW until the interrupt source is cleared.

INT output also reports a wake-up event.

GROUND (GND)

This pin is the ground of the integrated circuit.

MASTER IN/ SLAVE OUT (MISO)

MISO is the Master In Slave Out pin of the serial peripheral interface. Data is sent from the SBC to the microcontroller through the MISO pin.

MASTER OUT/ SLAVE IN (MOSI)

MOSI is the Master Out Slave In pin of the serial peripheral interface. Control data from a microcontroller is received through this pin.

SYSTEM CLOCK (SCLK)

This pin clocks the internal shift registers for SPI communication.

CHIP SELECT (CS)

CS is the Chip Select pin of the serial peripheral interface (SPI). When this pin is LOW, the SPI port of the device is selected.

LEVEL 0-2 INPUTS (L0: L2)

The L0: L2 pins can be connected to contact switches or the output of other ICs for external inputs. The input states can be read by the SPI. These inputs can be used as wake-up events for the SBC.

NO CONNECT (NC)

No pin connection.

TERMINATION RESISTANCE (HIGH AND LOW?) (RTH AND RTL)

External CAN bus high and low termination resistance pins are connected to these pins.

CAN HIGH AND CAN LOW OUTPUTS (CANH AND CANL)

The CAN High and CAN Low pins are the interfaces to the CAN bus lines. They are controlled by TX input level, and the state of CANH and CANL is reported through RX output.

VOLTAGE BATTERY (VBAT)

This pin is the voltage supply from the battery.

VOLTAGE REGULATOR THREE (V3)

This pin is a 10 Ω switch to VBAT, which is used to supply external contacts or relays.

FUNCTIONAL DEVICE OPERATION

Voltage Regulator V1

V1 is a 5.0 V, three percent low drop voltage regulator dedicated to the microcontroller supply. It can deliver up to 100 mA. It is totally protected against short-to-ground (current limitation) and over temperature. V1 is active in Normal Request, Normal, and Stand-by modes.

No forward parasitic diode exists from V1 to V_{BAT}. This means if V_{BAT} voltage drops below V1, high current flowing from V1 to V_{BAT} will not discharge the capacitor connected to V1. Its stored energy will only be used to supply the microcontroller and gives time to save all relevant data.

- Under Voltage Reset—V1 is monitored for under voltage (power-up, power down) and a reset is provided at RST output for 1 ms. This ensures proper initialization of the microcontroller at power-on or after supply is lost. Furthermore, a flag is set in the Reset Source Register (RSR) and can be read via the SPI.
- Over Temperature Protection—V1 internal ballast transistor is monitored for over temperature. Two detection thresholds are provided. A pre-warning threshold at 145°C and a shut-off threshold at 175°C. Once the first threshold is reached, a flag is set in the Over Temperature Status Register (OTSR). A maskable interrupt can be sent to the microcontroller. Once the second threshold is reached, a flag is set in the OTSR, a maskable interrupt is sent to the microcontroller and V1 is switched OFF.

Once the junction temperature is back to the pre-warning threshold, V1 regulator will be automatically switched ON.

Table 6. V1 Control

Conditions for V1 ON	Conditions for V1 OFF
Normal Request Mode (at V1 Power ON)	Sleep Mode (via SPI)
Normal Mode (via SPI)	Shut-Off Temperature Threshold Reached
Stand-by Mode (via SPI)	No V _{BAT} Power Supply (cold start)
V1 Below Pre-Warning Temperature Threshold	Emergency Mode
During Rest	—

Note: Current capability of V1, V2 and V3 depends upon the thermal management. Over temperature shutdown might be reached and lead to turn OFF of V1, V2, and V3 for output current below their maximum current capability.

Voltage Regulator V2

V2 is a 5.0 V low drop voltage regulator dedicated to peripherals supply. It can deliver up to 200 mA and is protected against short to ground (current limitation) and over temperature. V2 is active in Normal mode.

- Under Voltage Detection—V2 is monitored for under voltage and a flag is set in the Voltage Supply Status Register (VSSR).
- Over Temperature Protection—V2 internal ballast transistor is monitored for overtemperature. Two detection thresholds are provided. A pre-warning threshold at 140°C and a shut-off threshold at 165°C. Once the first threshold is reached, a flag is set in the readable OTSR register. A maskable interrupt can be sent to microcontroller.

Once the second threshold is reached, a flag is set in the OTSR register, V2 is switched OFF. It can only be switched on again via the SPI.

Table 7. V2 Control

Conditions for V2 ON	Conditions for V2 OFF
Normal Mode (via SPI) and V2 Below Shut-Off Temperature Threshold	Sleep, Stand-by, Normal Request, or Emergency Modes (via SPI)
—	Shut-Off Temperature Threshold Reached
—	V1 Disabled (for any reason)

Switch V3

V3 is a 10 Ω switch to V_{BAT}. It can be used to supply external contacts or relays. A great flexibility is given for the different possible ways for its control. It is protected against short to ground (current limitation).

- Over Temperature Protection—V3 output transistor is monitored for over temperature. Once the threshold is reached, a flag is set in the VSSR register, V3 is switched OFF. It will be automatically switched ON once the junction temperature is back to the pre-warning threshold.

Table 8. V3 Control

Conditions For V3 ON	Conditions For V3 OFF
Permanently in Normal Mode if Configured via SPI	Permanently in Normal Mode if Configured
Permanently in Stand-by Mode if Configured via SPI	Normal Request Mode
In Sleep Mode, During Enable Time of Cyclic Sense if Configured	Permanently in Stand-by Mode if Configured
—	Permanently in Sleep Mode if Configured

speed applications up to 125 kBit/s in passenger cars. It provides differential transmission capability, but will switch in error condition to single wire transmitter and/or receiver.

The rise and fall slopes are limited to reduce radio frequency interference (RFI). This provides use of an unshielded twisted pair or a parallel pair of wires for the bus. It supports transmission capability on either bus wire if one of the bus wire is corrupted. The logic failure detection automatically selects a suitable transmission mode.

In a normal operation (no wiring failures), the differential bus state is the output to RX. The differential receiver inputs are connected to CANH and CANL through integrated filters. The filtered inputs signals are also used for the single wire receivers. The CANH and CANL receivers have threshold voltages, assuring maximum noise margin in single wire modes. In the RX Only mode, the transmitter is disabled; however, the receive part of the transceiver remains active. In this mode, RX reports bus and TX activity (RX = TX or Bus dominant). Failure detection and management is the same as the Bus Normal mode.

Failure Detector

The failure detector is active in RXTX and RX Only operation modes. The detector recognizes the following single bus failures and switches to an appropriate mode.

1. CANH wire interrupted
2. CANL wire interrupted or shorted to 5.0 V
3. CANH short-circuit to battery
4. CANL short-circuit to ground
5. CANH short-circuit to ground
6. CANL short-circuit to battery
7. CANL mutually shorted to CANH
8. CANH to V2 (5.0 V)

Note: Shorts-circuit failures are detected for 0 to 50 Ω shorts.

The differential receiver (CANH-CANL) threshold is set at -2.8 V, this assures a proper reception in the normal operating modes. In case of failures 1, 2, and 5 the on-going message is not destroyed due to noise margin.

Failures 3 and 6 are detected by comparators respectively connected to CANH and CANL. If the comparator threshold is exceeded for a certain time (T_{AC3D} , T_{AC6D}), the reception is switched to single wire mode. This time is required to avoid false triggering by external RF fields. Recovery from these failures is detected automatically after a certain (T_{AC3R} , T_{AC6R}) time-out (filtering).

Failures 4 and 7 initially result in a permanent dominant level at RX. After a time-out, the CANL driver and the RTL pins are switched OFF. Only a weak pull-up at CANL remains. Reception continues by switching to Single Wire

mode through CANH. When Failures 4 or 7 are removed, the recessive bus levels are restored. If the differential voltage remains below the recessive threshold for a certain (T_{AC478R}) time, reception and transmission switch back to the Differential mode.

If any of the eight wiring failure occurs, a flag is set in the TESRH and TESRL Status registers. Eight different types of errors are distinguished out of these eight errors. They are separately stored in these register. Please refer to the [Tables 35](#) and [36](#). A maskable interrupt is sent to the microcontroller. On error recovery, the corresponding flag is reset after read-out operation.

During all single wire transmissions, the EMC performance (both immunity and emission) is worse than in the Differential mode. Integrated receiver filters suppress any high frequency noise induced into the bus wires. The cut-off frequency of these filters is a compromise between propagation delay and high frequency suppression. In the Single Wire mode, low frequency noise can not be distinguished from the expected signal.

In the event of a permanent dominant TX state (for more than 2.0 ms) the output drivers are disabled. That assures the operation of the complete system in case of a permanent dominant TX state of one control unit. The CAN interface of a defective ECU, which has TX permanently low, will automatically be set to the receive only mode and therefore will not lock the complete CAN bus.

Protection

A current limiting circuit protects the transmitter output stages against short-circuit to positive and negative battery voltage. If the junction temperature exceeds a maximum value, the transmitter output stages are disabled. Because the transmitter is responsible for a part of the power dissipation, this results in a reduced power dissipation resulting in a lower chip temperature. All other parts of the transceiver will remain operating. The CANH and CANL inputs are protected against electrical transients, and may occur in an automotive environment.

Thermal Management

The 33389 is proposed in two different packages:

1. HSOP-20 for high power applications
2. SO28WB with eight pins to the lead frame for medium power applications

HSOP20 Package

For such a package, the heat flow is mainly vertical and each heat source (dissipating element) can be seen as an independent thermal resistance to the Heatsink. The thermal network can be roughly depicted in [Figure 6](#).

Table 9. Normal Request: V1 Active and V2/V3 Passive

Entering Normal Request	Leaving Normal Request
SBC Reset Just Released	When First Receiving the SW Timing Word, SBC goes to Normal
—	If Time-out Without Receiving SPI Commands (75ms), SBC goes to Sleep

SBC Normal Mode

In this mode, V1 and V2 are active, V3 can be set active or passive via the SPI. Therefore, the whole ECU can be operated. Normal mode is entered by a SWCR configuration in the Normal Request mode.

Table 10. SBC Normal Mode: V1/V2 Active While V3 is Active or Passive

Entering Normal Mode	Leaving Normal Mode
By SPI command	By SPI command, going to any other mode
After SWCR register configuration in Normal Request mode	Watchdog time-out, going to Normal Request after activating Reset
—	V1 undervoltage detection, going to Normal Request mode after activating Reset

SBC Stand-by Mode

In this mode V1 is active and V2 is passive. V3 can be either permanently active or permanently passive. This is a low power mode with V1 active in order to have a fast reaction time in case of any wake-up.

For Stand-by mode, the S Bus Circuit (SBC) monitors the software. It means the microcontroller runs, is monitored, and must serve as a watchdog trigger.

Table 11. Stand-by: V1 Active, V2 Passive, V3 Active or Passive, Watchdog is Active

Entering Stand-by	Leaving Stand-by
—	If SW Timeout Going to Normal Request After Microcontroller Reset
By SPI Command	By SPI Command Going to any Other Mode

Table 11. Stand-by: V1 Active, V2 Passive, V3 Active or Passive, Watchdog is Active

Entering Stand-by	Leaving Stand-by
—	V1 Under Voltage Detection, Going to Normal Request Mode After Activating Reset
—	External Activation of the $\overline{\text{RST}}$ Pin

S Bus Circuit Sleep Mode

This is a low power consumption mode. V1 and V2 are disabled. V3 can be permanently disabled or cyclically active.

Table 12. SBC Sleep Mode: V1/V2 are Passive, V3 is Passive or Cyclic

Entering Sleep Mode	Leaving Sleep Mode
If SW Timing Not Configured 75 ms After Entering Normal Request Mode	CAN Wake-Up, Going to Normal Request
By SPI Command	If a Wake-Up is Detected with Cyclic Sense
For 33389ADW Only: If V1 is Below V1 Reset for More Than 100 ms	If a Wake-Up is Detected with Wake-Up Not Connected to V3 (permanent sense)
—	Forced Wake-Up (See Forced Wake-Up Section)
—	SPI Wake-Up (See Wake-Up by SPI Section)

Emergency Mode

In case the microcontroller detects the ECU or the system is no longer under control, it may decide to switch the SBC to the Emergency mode. V1, V2, and V3 become passive and wake-ups are not detected. The only way to leave this mode is to disconnect the ECU from the battery voltage (BatFail detection).

Table 13. SBC Emergency Mode: V1:V3 are Passive

Entering Emergency Mode	Leaving Emergency Mode
By SPI Command	SBC BatFail Detection (Disconnection of the Battery Voltage)




Figure 8. Typical Behavior at Power-On

Note: In the Normal Request mode, if a SPI command is received before the software timing configuration (SWCR register), it will not be taken into account by the SBC (except for the go-to Emergency mode).

Correspondence Between SBC and CAN Transceiver Modes

Table 14 provides different possible CAN transceiver modes versus SBC modes.

Table 14. CAN Modes vs. SBC Modes

When SBC Is In The Following Mode	CAN Transceiver Can Be In
Reset Condition	Bus Stand-by Mode
Normal Request	Bus Stand-by Mode
Normal	RXTX or RXOnly or BusStand-by
Stand-by	Bus Stand-by
Sleep	Bus Stand-by
Emergency	Bus Stand-by
Normal and V2 OFF (over load) In case V2 is turned OFF either by SPI command (Stand-by mode) or by the SBC itself due to V2 over load condition (V2 short to ground or V2 over temperature) the CAN is automatically set into the Bus Stand-by mode and does not return to TXRX mode automatically when V2 is back to 5.0 V. The CAN must be re configured to TXRX or RX Only mode after a V2 turn OFF	Bus Stand-by

Watchdog

The software window watchdog function monitors the microcontroller operation in the Normal and Stand-by modes.

The window watchdog timing is derived from the SBC clock. The desired watchdog timing must be first transmitted during the SBC configuration, in the Normal Request mode, via SPI to SWCR. It can also be changed later on. Selectable watchdog timings are 5.0 ms, 10 ms, 20 ms, 33 ms, 50 ms, 75 ms, 100 ms and 200 ms. These timings correspond to the full disable window plus full enable window.




Figure 9. Window Watchdog Timing

As soon as the watchdog trigger is received in the Enable Window, the internal counter is reset and begins a new disable window. The SBC triggers the watchdog word at CS low-to-high transition. Any watchdog trigger outside the Enable Window leads to an SBC reset.

- Normal and Stand-by Modes— The SBC get the watchdog word from the microcontroller via SPI in the Normal mode. In case of a trigger time failure (no trigger or trigger outside the Enable Window) the SBC reset is switched to active.
- Normal Request, Sleep, and Emergency Mode— Watchdog is not active in these modes.

WAKE-UP CAPABILITIES

Several wake-up capabilities are available.

Forced Wake-Up

The forced wake-up is enabled and disabled by SPI in the V3 register. It is used to automatically wake-up the system by supplying V1 with proper reset in the Sleep mode. This corresponds to jump into the Normal Request mode. If the SBC is not properly configured within 75 ms, it switches back to the Sleep mode until the next wake-up. If both Cyclic Sense and Forced Wake-Up are enabled by the SPI while in the Sleep mode, only Cyclic Sense is active.

The period of Forced Wake-Up are 32 ms, 64 ms, 128 ms, 256 ms, 512 ms, 1024 ms, 2048 ms, and 8192 ms chosen by SPI in the Cyclic Timing Control Register (CYTCR).

Wake-Up Inputs (Local Wake-Up)/Cyclic Sense

SBC provides three wake-up inputs to monitor external events such as closing/opening of switches. The wake-up feature is available in Normal, Stand-by, and Sleep modes.

FUNCTIONAL DEVICE OPERATION
OPERATIONAL MODES

1. V1 Low = V1 below reset threshold
2. V1 High = V1 above reset threshold
3. W/D: Trigger = SCWR register write operation during Normal Request mode
4. W/D: Time-out = SWCR register not written before W/D time-out period expired, or W/D written in incorrect time window. In normal request mode time out is 75ms
5. SPI: Sleep = SPI write command to MCR and MCVR registers, data sleep
6. SPI: Normal = SPI write command to MCR and MCVR registers, data normal
7. SPI: Stand-by = SPI write command to MCR and MCVR registers, data stand-by
8. Wake-Up = one of the following events occur: CAN wake-up, Forced wake-up, Cyclic sense wake-up, Direct LX wake-up, or SPI $\overline{\text{CS}}$ wake-up
9. V1Low > 100 ms = V1 below reset threshold for more than 100 ms
 - a. This condition leads to SBC in Sleep mode only for the 33389ADW (SO28 package)
 - b. V1 Low for > 100 ms does not lead to Sleep mode for the 33389CDW (SO28WB package) and for the 33389CDH (HSOP20 package)

Figure 14. State Machine Legend




Figure 17. SPI Communication Format

The SBC is accessible via the SPI interface in the Normal Request mode, Normal mode, and Stand-by mode. In all other modes (Sleep mode, Emergency mode), the voltage supply for the microcontroller is permanently switched OFF and the SBC input logic for MISO, MOSI, \overline{CS} and SCLK isn't working (except SPI wake-up function in the Sleep mode).

information. The calculation of the parity field P3-P0 has to follow the equations:

$$P3 = D3 \oplus D0 \quad (\text{EX - OR})$$

$$P2 = D3 \oplus D2$$

$$P1 = D2 \oplus D1$$

$$P0 = D1 \oplus D0$$

Note: During the transmission of the two bytes the \overline{CS} pin remains 0. Please see [Figure 18](#)

Writing Data

To write data in a SPI register there are two, one-byte transmissions to be performed. The first byte contains the address of the register (MSB first) and the read/write bits must be set to one. The second byte contains the new data addressed by the previous byte (MSB first) and the parity




Figure 18. Microcontroller SPI Writing Data

The SBC sends back the old address, R/W, parity, and data information from a previous transmission. This data contains no useful information (e.g. status). It shouldn't be used.

setting to zero. The second byte needn't contain valid data, nevertheless, the parity calculation has to be performed to avoid an interrupt caused by a parity mismatch.

In case of a wrong address field or parity mismatch, an interrupt will be issued and the SBC retains the old state.

During a read operation the SBC sends back the old address and R/W bits and the new data addressed by the first transmitted byte starting with P3 after the last valid read/write bit has been received.

Reading Data

To read data from a dedicated register two, one-byte transmissions have to be performed. The first byte contains the address of the register (MSB first) and the read/write flags

Note: During the transmission of the two bytes the \overline{CS} pin remains zero.




Figure 21. Microcontroller SPI Reading Data - Sequence C

Safety Concept

Because the SPI interface is an on-board interface without any data fault detection capabilities, the SPI interface of the 33389 provides built-in fail save functions.

Address coding is based on increasing the Hamming distance, parity check, and parity generation for data.

For the address and the read/write bits, only codes with a Hamming distance < 2 will be used. So, any single bit failure caused by disturbances will be recognized and handled. When one bit toggles in the address field during the transmission, no misbehavior occurs.

Additionally, validation registers are implemented to confirm safety critical settings in the 33389, e.g. the Mode Control Register MCR has its validation register, MCVR. To change the appropriate settings, both registers must have the same content to switch to another mode.

To increase data integrity, a parity check is used. A parity module in the 33389 ascertains the parity of the data field and compares the result with the received parity. When the parity check is successfully passed, data will be written into the addressed registers. The parity bits P3 to P0 results from the logic following equations:

$$P3 = D3 \oplus D0 \quad (EX - OR)$$

$$P2 = D3 \oplus D2$$

$$P1 = D2 \oplus D1$$

$$P0 = D1 \oplus D0$$

In case of error detection, the incoming data is not taken in the SBC and an error flag is set in an SPI register.

SPI REGISTERS DESCRIPTIONS

Registers MCR and MCVR control the SBC mode. To change the operating mode of the SBC, both registers must have the same content. The order of writing the registers has to be taken into account. To properly set the SBC mode, MCR must be written first followed by the MCVR write. A write operation sets the MCR and MCVR registers.

The Emergency mode is a regular mode.

A reset of both MCR and MCVR registers occurs when \overline{RST} = low and the SBC is set to Normal Request mode.

Table 17. Mode Control Register (MCR)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MCR \$000	R						MSR2	MSR1	MSR0
	W						MCR2	MCR1	MCR0
RESET		—	—	—	—	—	0	0	0

Table 18. Mode Control Validating Register (MCVR)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
MCVR \$003	R						MSVR2	MSVR1	MSVR0
	W						MCR2	MCR1	MCR0
RESET		—	—	—	—	—	0	0	0

Table 19. MCR and MCVR Bit Definition

MC(V)R2	MC(V)R1	MC(V)R0	—	MSR2	MSR1	MSR0
Automatically Entered After Reset			Normal Request	0	0	0
0	0	1	Normal	0	0	1
0	1	0	Stand-by	0	1	0
1	0	0	Sleep	1	0	0
1	1	1	Emergency	1	1	1

This register configures the state of V3 high-side switch in Normal and Stand-by modes, and the V3 operation and the Forced wake-up or the cyclic sense option for the sleep mode operation.

Table 20. V3 Control Register (V3R)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
V3R \$005	R					WI2V3	FWU	CYS	V3R0
	W								
RESET		—	—	—	—	1	0	0	0

Table 21. V3R Bit Definition

WI2V3	FWU	CYS	V3R0	—	Comments
x	0	0	0	V3 OFF	Only in Normal and Stand-by Mode Available
x	0	0	1	V3 ON	
x	x	1	x	Cyclic Sense ON	—
x	1	0	x	Forced Wake-Up ON	Only in Sleep Mode Available
1	x	x	x	Wake-Up Inputs Linked to V3	

In low power modes, cyclic sense has priority. A reset of the register occurs when $\overline{RST} = \text{low}$.

Table 22. Cyclic Timing Control Register (CYTCR)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CYTCR \$006	R						CYTCR2	CYTCR1	CYTCR0
	W								
RESET		—	—	—	—	—	0	0	0

This register is used to select the cyclic sense or force wake-up timing.

Table 23. CYTCR Bit Definition

CYTCR2	CYTCR1	CYTCR0	Comments	t(ms) Typical
0	0	0	Timer ON, t1 (Default)	32
0	0	1	Timer ON, t2	64
0	1	0	Timer ON, t3	128
0	1	1	Timer ON, t4	256
1	0	0	Timer ON, t5	512
1	0	1	Timer ON, t6	1024
1	1	0	Timer ON, t7	2048
1	1	1	Timer ON, t8	8192

Note: A reset of the register occurs when \overline{RST} = Low.

Table 24. Software Watchdog Control Register (SWCR)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SWCR \$009	R						SWCR2	SWCR1	SWCR0
	W								
RESET		—	—	—	—	—	0	0	0

This register is used to select the window watchdog time period. Open window of the selected period is only the second half of the selected period.

Table 25. SWCR Bit Definition

SWCR2	SWCR1	SWCR0	Comments	t(ms) Typical
0	0	0	Timer ON, t1 (Default)	5
0	0	1	Timer ON, t2	10
0	1	0	Timer ON, t3	20
0	1	1	Timer ON, t4	33
1	0	0	Timer ON, t5	50
1	0	1	Timer ON, t6	75
1	1	0	Timer ON, t7	100
1	1	1	Timer ON, t8	200

Note: The software watchdog is only running in Normal and Stand-by modes. A reset of this register occurs when \overline{RST} = Low.

Table 26. Ground Shift Level Register (GSLR)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
GSLR \$00A	R					TXDOM	SHIFT	GSLR1	GSLR0
	W								
RESET		—	—	—	—	—	0	0	0

This register is used to monitor the ground shift of the vehicle network.

Table 27. GSLR Bit Definition

GSLR1	GSLR0	Typical Ground Shift Level
0	0	0.7 V
0	1	-1.2 V
1	0	-1.7 V
1	1	-2.2 V

SHIFT

1 = Ground shift above the threshold selected by GSLR1 and GSLR2
 0 = No ground shift

The SHIFT information is latched until a read operation of the GSLR register occurs. The GSLR register is set to 0 after power-ON reset. A reset of GSLR1 and GSLR0 occurs when \overline{RST} = Low.

TXDOM

0 = No failure on TX
 1 = TX permanent dominant

Table 28. Wake-Up Input Control Register (WUICR)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WUICR \$00C	R					SPIWU	BUSWU	WUICR1	WUICR0
	W								
RESET		—	—	—	—	0	0	0	0

This register configures the wake-up level for the L0, L1, and L2 inputs. It reports the CAN wake-up and SPI (CS) wake-up events during the Read operation.

Table 29. WUICR Bit Definition

WUICR1	WUICR0	Description
0	0	Wake-Up Inputs Disabled
0	1	Positive Edge Sensitive
1	0	Negative Edge Sensitive
1	1	Positive and Negative Sensitive

Table 30. WUICR Bit Definition

SPIWU	BUSWU	Description
0	0	No Wake-Up Events
0	1	Wake-Up Event on CAN Bus
1	0	Wake-Up Event on SPI Bus

The information is SPIWU and BUSWU is latched. Bits SPIWU and BUSWU will be reset by a read operation of the WUICR register and are set to 0 after a power-ON reset. A reset of WUICR1 and WUICR0 occurs when \overline{RST} = Low.

Table 31. Wake-Up Input Status Register (WUISR)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WUISR \$00F	R						WUISR2	WUISR1	WUISR0
	W								
RESET		—	—	—	—	—	0	0	0

This register reads back the wake input (L0, L1, L2) causing the SBC to wake-up.

Table 32. WUISR Bit Definition

WUISR2	WUISR1	WUISR0	Description
0	0	0	No Event on Wake-Up Inputs
x	x	1	Event on L0
x	1	x	Event on L1
1	x	x	Event on L2

In case of a wake-up event, the appropriate bit is set to 1. The bits will be reset by a Read operation of the register. After power-ON reset, all bits are set to 0.

Table 33. Wake-Up Input Real Time Information (WUIRTI)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
WUIRTI \$011	R						WUIRTI2	WUIRTI1	WUIRTI0
	W								
RESET		—	—	—	—	—	0	0	0

This register reports the real time information on the state; (High or Low) of the L0, L1, and L2 inputs. The bits WUIRT1 2:0 contain the real time logic value coming from the wake-up inputs (0 means input below threshold, 1 means input above threshold. Typical threshold is 3.5 V).

Table 34. Over Temperature Status Register (OTSR)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
OTSR \$012	R					OPWV2	OPWV1	OPTV2	OTV1
	W							OTV2C	
RESET		—	—	—	—	0	0	0	0

This register reads back the over temperature status for the V1 and V2 regulators. It is used to turn V2 ON after a V2 over temperature shutdown occurred in the Write mode.

- OTV1: 1 = V1 over temperature shutdown, 0 = V1 no over temperature
- OTV2: 1 = V2 over temperature shutdown, 0 = V2 no over temperature
- OPWM1: 1 = V2 over temperature pre-warning, 0 = V2 normal temperature
- OPWV2: 1 = V2 over temperature pre-warning, 0 = V2 normal temperature

In case of V1 or V2 over temperature, the appropriate voltage regulators are switched OFF automatically, and the over temperature flags are set (latched). The flags can be reset by a Read operation of the register OTSR. Once V2 is switched OFF because of over temperature (OTV2 = 1) it can only be switched ON again by forcing OTV2C = 0 by a Write operation.

The V1 and V2 pre-warning flags are set as long as the first over temperature exists. The flags disappear, when the temperature is below the threshold. An over temperature of the V2 power supply will also switch OFF V3. After a power-ON reset, all bits of the register are set to 0.

Table 35. Transceiver Error Status Register for CANH (TESRH)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TESRH \$014	R					TESRH3	TESRH2	TESRH1	TESRH0
	W								
RESET		—	—	—	—	0	0	0	0

This register reports the CANH failure status.

Table 36. TESRH Bit Definition

TESRH3	TESRH2	TESRH1	TESRH0	Description
0	0	0	0	No Failure on CANH
0	x	0	1	CANH Wire Interruption
x	x	1	x	CANH Short Circuit to V _{BAT}
0	1	0	x	CANH Short Circuit to Ground
1	x	0	x	CANH Short Circuit to V _{CC}

In case of CANH line failures, the appropriate bit(s) are set according to [Table 36](#). This information is latched. The register can be reset by a Read operation. After power-ON is reset, all bits are set to 0.

Table 37. Transceiver Error Status Register for CANL and Tx (TESRL)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TESRL \$017	R					TESRL3	TESRL2	TESRL1	TESRL0
	W								
RESET		—	—	—	—	0	0	0	0

This register reports the CANL and Tx permanent failure status

Table 38. TESRL Bit Definition

TESRL3	TESRL2	TESRL1	TESRL0	Description
0	0	0	0	No Failure
0	x	0	1	CANL Wire Interruption
0	1	0	x	CANL Short Circuit to Ground/CANH mutually shorted to CANL
x	x	1	x	CANL Short Circuit to V _{BAT}
1	x	0	x	CANL Short Circuit to V _{DD}

In case of CANL line failures, the appropriate bit(s) are set according to [Table 38](#). This information is latched. The register can be reset by a Read operation. After power-ON is reset, all bits are set to 0.

Table 39. Reset Source Register (RSR)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RSR \$018	R						RSR2	RSR1	RSR0
	W								
RESET		—	—	—	—	—	1	0	1

This register reports the source of a reset already occurred.

RSR0: 1 = > V_{DD1} under voltage occurred (RSR2 = 1 in this case), 0 = > no over voltage on V occurred

RSR1: 1 = > Software watchdog reset occurred (RSR 2 = 1 in this case), 0 = > no SW watchdog reset occurred

RSR2: 1 = > External reset occurred (RSR0 = RSR1= 0 in this case), 0 = > no external reset occurred

Events related to the bits in register RSR are latched. All bits can be reset by a Read operation of the register. After a power-ON reset, RSR2 and RSR0 are set to 1. Therefore, the first read out of the register after power-ON delivers RSR[2:0] = [101].

Table 40. Voltage Supply Status Register (VSSR)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
VSSR \$01B	R					V3SR	V2SR	VBSR1	VBSR0
	W								
RESET		—	—	—	—	0	0	—	—
POR		—	—	—	—	0	0	0	1

This register monitors the status of the V2, V3, and V_{BAT} voltage level.

Table 41. VBSR1 VBSR0

VBSR1	VBSR0	Description
0	0	No Failure on VBAT
x	1	Under Voltage (BATFail)
1	x	Over Voltage (BATHigh)

V2SR: 1 = V2 ON, 0 = V2 OFF

V3SR: 1 = V3 over temperature, 0 = V3 no over temperature

VBSR1 is real time information. It cannot be reset. Bits V3SR, V2SR, and VBSR0 are latched and can be reset by a Read operation of the register.

The next two registers (IMR1 and IMR2) mask the interrupt function.

Table 42. Interrupt Mask Control Register 1 (IMR1)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IMR1 \$01D	R					HV	HTPW	MTPW	BATU
	W								
RESET		—	—	—	—	0	0	0	0

Table 43. Interrupt Mask Control Register 2 (IMR2)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
IMR2 \$01E	R						BUSF	SPIE	WU
	W								
RESET		—	—	—	—	—	0	0	0

To enable the appropriate interrupt, the mask bit has to be set to 1. To disable the interrupt the bit, it must be cleared to 0. After a power-ON reset or RST = Low, the bits are cleared to 0. All interrupts are disabled. Explanation for the abbreviations:

HV = V_{BAT} High voltage

HT = High temperature on V1 or V2

MTPW = Medium temperature pre-warning on V1 or V2

BATU = Battery under voltage (BATFail)

BUSF = CAN bus failure

SPIE = SPI error

WU = Wake-up

The next two registers (ISR1 and ISR2) read the interrupt source. All bits in registers ISR1 and ISR2 are copies of the appropriate bits in different SPI registers. For a faster read-out, these bits are merged in ISR1 and ISR2. A reset cannot be completed for registers ISR1 and ISR2.

Table 44. Interrupt Source Register 1 (ISR1)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ISR \$021	R					HV	HTPW	MTPW	BATU
	W								
RESET		—	—	—	—	0	0	0	0

Table 45. Interrupt Source Register 2 (ISR2)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ISR \$022	R						BUSF	SPIE	WU
	W								
RESET		—	—	—	—	—	0	0	0

Table 46. Transceiver Control/Status Register (TCR)

Address		Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
TCR \$024	R					TOT	TSR2	TSR1	TSR0
	W						TCR2	TCR1	TCR0
RESET		—	—	—	—	0	0	0	0

This register controls the state of the CAN transceiver (CAN transceiver is also dependent upon the SBC mode). When it is read, this register reports the CAN transceiver state and a CAN over temperature condition.

Table 47. TCR / TSR Data


TCR2	TCR1	TCR0	Description	TSR2	TSR1	TSR0
0	0	0	Standard/Term V_{BAT}	0	0	0
0	1	0	Standard/Rx Only	0	1	0
0	1	1	Standard/RxTx	0	1	1

TOT

1 => Transceiver over temperature

0 => Normal temperature

The MODE bit selects between the standard and extended physical layer mode. Any conditions forcing the transceiver to Term V_{BAT} lead to reset of TCR0 and TCR01 bits. After power-ON reset all bits of the register are set to 0. The information TOT is latched. Reset TOT by reading the TCR. In case of $RST = Low$, the register content remains unchanged.



(Wake-up input linked to peripheral circuits: (ex: low speed CAN or LIN transceivers).)

Figure 25. Typical Application Schematic 2

The SBC offers several capabilities to help users debug their application.

- External bias of V1 and reset pin
- Turn OFF software watchdog in the Stand-by mode
- Special debug samples with software watchdog disable at power-up (contact local Motorola representative)

DEBUG AND PROGRAM DOWNLOAD INTO FLASH MEMORY

While the SBC is powered, it enters Normal Request mode and expects during the 75 ms time period in the NR mode, an SPI trigger word (to enter Normal mode and select the watchdog time period). If this does not occur, the SBC enters the Sleep mode and turns off V1.

When the software is debugged, and when using development tools, it is not always easy to make sure these events happen properly. It is thus possible to externally power the V1 line with an external 5.0 V supply, and to force the Reset pin to V1 or to an external 5.0 V. These can be

done at nominal voltage and temperature. By doing this, 5.0 V is provided to the MCU V_{DD} and reset lines.

Under this condition the SBC is not operational. However, the reset pin is pulled low and is sinking 5 mA to ground. This means, the external circuitry driving reset must have a current capability higher than 5 mA in order to drive the reset in the high-state.


DISABLE OF SOFTWARE WATCHDOG IN STAND-BY MODE

The software watchdog can be disabled in Stand-by mode only. In order to disable it the following operation must be done:

- Write to MCR register—data 011 (bit 2, bit 1, bit 0)
- Write to MCVR register—data 011 (bit 2, bit 1, bit 0)

Then the SBC enters the Stand-by mode without software watchdog. However the V2 can not be turned on, and the CAN cell can not be used.

PACKAGING
PACKAGE DIMENSIONS



© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.	MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
			DOCUMENT NO: 98ASB42345B	REV: G
TITLE: SOIC, WIDE BODY, 28 LEAD CASEOUTLINE	CASE NUMBER: 751F-05		10 MAR 2005	
	STANDARD: MS-013AE			

DW SUFFIX
EG SUFFIX (Pb-FREE)
28 PIN
PLASTIC PACKAGE
98ASB42345B
ISSUE G

How to Reach Us:

Home Page:
www.freescale.com

Web Support:
http://www.freescale.com/support

USA/Europe or Locations Not Listed:
Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
+1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc., 2007. All rights reserved.