





INA851 SBOS999A - MARCH 2022 - REVISED OCTOBER 2022

INA851 Precision, Low-Noise, Fully Differential Output Instrumentation Amplifier With Attenuating Gain and Output Clamping

1 Features

- Gain programmable from G = 0.2 to 10,000 by using external resistor
- Fully differential outputs with integrated clamping
- Low offset voltage: 10 µV (typ), 35 µV (max)
- Low offset drift: $0.1 \mu V/^{\circ}C$ (typ), $0.3 \mu V/^{\circ}C$ (max)
- Low input bias current: 5 nA (typ)
- Input stage noise: 3.2 nV/ \sqrt{Hz} , 0.8 pA/ \sqrt{Hz}
- Wide bandwidth: 22 MHz at G = 0.2, 15 MHz at G = 1
- Common-mode rejection: 106 dB (min) at G = 10, 120 dB (min) at $100 \le G \le 1000$
- Power supply rejection: 110 dB (min) at G = 1
- Supply current: 6 mA (typ)
- Input overvoltage protection to ±40 V beyond supplies
- Supply range:
 - Single supply: 8 V to 36 V Dual supply: ±4 V to ±18 V
- Specified temperature range: -40°C to +125°C
- Tiny package: 16-pin VQFN

2 Applications

- Analog input module
- Flow transmitter
- LCD test
- Electrocardiogram (ECG)
- Surgical equipment
- Oscilloscope (DSO)
- Weigh scale
- Semiconductor test

3 Description

The INA851 is the industry's first high-precision instrumentation amplifier with fully differential outputs. This device is optimized to drive inputs of modern high performance analog-to-digital converters (ADCs) with fully differential inputs. The INA851 operates over a very-wide, single-supply or dual-supply range. The output stage gain can be set to either 0.2 or to 1 by shorting or floating two pins. A single external resistor sets any input stage gain from 1 to 10,000.


Compared to other amplifiers in the same class, the INA851 offers very-low input bias current and low input-referred current noise as a result of superbeta input transistors. A state-of-the-art manufacturing process provides exceptionally low voltage noise, input offset voltage, and offset voltage drift. Additional circuitry protects the device inputs against overvoltage up to ±40 V beyond the power-supply voltages. The device outputs feature built-in clamping circuitry to protect the ADC or downstream device against overdrive damage.

The device is designed for operation from either an 8-V minimum single or ±4-V dual supply, and a maximum of 36-V single or ±18 V dual supply.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)		
INA851	RGT (VQFN, 16)	3.00 mm × 3.00 mm		

For all available packages, see the package option addendum at the end of the data sheet.



INA851 ADC Driver Application



Table of Contents

1 Features1	8.4 Device Functional Modes29
2 Applications1	9 Application and Implementation30
3 Description1	9.1 Application Information30
4 Revision History2	9.2 Typical Applications33
5 Related Products3	9.3 Power Supply Recommendations40
6 Pin Configuration and Functions4	9.4 Layout40
7 Specifications5	
7.1 Absolute Maximum Ratings5	10.1 Device Support42
7.2 ESD Ratings 5	10.2 Documentation Support42
7.3 Recommended Operating Conditions5	10.3 Receiving Notification of Documentation Updates42
7.4 Thermal Information6	10.4 Support Resources42
7.5 Electrical Characteristics6	
7.6 Typical Characteristics10	10.6 Electrostatic Discharge Caution43
8 Detailed Description22	
8.1 Overview22	
8.2 Functional Block Diagram23	
8.3 Feature Description23	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision * (March 2022) to Revision A (October 2022)	Page
•	Changed INA851 from advanced information (preview) to production data (active)	1



5 Related Products

DEVICE	DESCRIPTION	GAIN EQUATION	RG PINS AT PIN
INA159	G = 0.2 V differential amplifier for ±10-V to 3-V and 5-V conversion	G = 0.2 V/V	N/A
INA818	35-μV offset, 0.4-μV/°C V _{OS} drift, 8-nV/ $\sqrt{\text{Hz}}$ noise, low-power, precision instrumentation amplifier	G = 1 + 50 kΩ / RG	1, 8
INA819	35-μV offset, 0.4-μV/°C V _{OS} drift, 8-nV/ $\sqrt{\text{Hz}}$ noise, low-power, precision instrumentation amplifier	G = 1 + 50 kΩ / RG	2, 3
INA821	35-µV offset, 0.4-µV/°C V _{OS} drift, 7-nV/√Hz noise, high-bandwidth, precision instrumentation amplifier	G = 1 + 49.4 kΩ / RG	2, 3
INA828	50-μV offset, 0.5-μV/°C V _{OS} drift, 7-nV/ \sqrt{Hz} noise, low-power, precision instrumentation amplifier	G = 1 + 50 kΩ / RG	1, 8
INA333	25-μV V _{OS} , 0.1-μV/°C V _{OS} drift, 1.8-V to 5-V, RRO, 50-μA I _Q , chopper-stabilized INA	G = 1 + 100 kΩ / RG	1, 8
INA848	Ultra-low-noise (1.5-nV/ $\sqrt{\text{Hz}}$), high-bandwidth instrumentation amplifier with fixed gain of 2000	G = 2000 V/V	N/A
INA849	Ultra-low-noise (1-nV/√Hz), high-bandwidth instrumentation amplifier	G = 1 + 6 kΩ / RG	2, 3
PGA280	20-mV to ±10-V programmable gain IA with 3-V or 5-V differential output; analog supply up to ±18 V	Digital programmable	N/A
PGA281	Precision, zero-drift, programmable gain IA with differential output; binary gain steps from 1/8 V/V to 128 V/V	Digital programmable	N/A
PGA112	Precision programmable gain op amp with SPI	Digital programmable	N/A



6 Pin Configuration and Functions




Figure 6-1. RGT (16-Pin VQFN) Package, Top View

Table 6-1. Pin Functions

P	IN	TYPE	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
FDA_IN-	15	Input	Connection to output driver summing node.
FDA_IN+	6	Input	Connection to output driver summing node.
G02-	9	Input	Connection to gain network. Short to OUT– for output stage gain G _{OUT} of 0.2 V/V.
G02+	12	Input	Connection to gain network. Short to OUT+ for output stage gain G _{OUT} of 0.2 V/V.
IN-	1	Input	Negative (inverting) input.
IN+	4	Input	Positive (noninverting) input.
NC	8	_	No connect
OUT-	10	Output	Negative Output
OUT+	11	Output	Positive Output
RG	2,3	_	Gain setting pin. Place a gain resistor between pin 2 and pin 3.
VCLAMP-	5	Input	Level set for output clamp value. Connect either to an external supply that is at least 1.5 V above VS– or connect to VS– if clamping function is not required.
VCLAMP+	16	Input	Level set for output clamp value. Connect either to an external supply that is at least 1.5 V below VS+ or connect to VS+ if clamping function is not required.
VOCM	13	Input	Level set for output common mode value.
VS-	7	Power	Negative supply
VS+	14	Power	Positive supply
Thermal Pad	Thermal pad	_	The thermal pad must be soldered to the printed-circuit board (PCB). Connect thermal pad to a plane or large copper pour electrically connected to the most negative supply or VS

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
Vs	Supply voltage on VS+, VS- pins; $V_S = (V_{S+}) - (V_{S+})$	/ _{S-})	0	40	V
V _{IN}	Input voltage on IN+, IN- pins		(V _{S-}) - 40	(V _{S+}) + 40	
V	Differential input valtage V = (V) (V)	G _{IN} = 1 V/V, continuous	(-V _S) - 40	V _S + 40	V
V _{DIFF}	Differential input voltage, $V_{DIFF} = (V_{IN+}) - (V_{IN-})$	G _{IN} > 1 V/V ⁽³⁾	(-V _S) - 40	V _S + 40	
	Output voltage on OUT+, OUT- pins		(V _{S-}) - 0.5	$(V_{S+}) + 0.5$	V
	FDA_IN+, FDA_IN-, G02+, G02-, VCLAMP+, V0	CLAMP-, VOCM pins voltage	(V _{S-}) - 0.5	$(V_{S+}) + 0.5$	V
	Output short-circuit ⁽²⁾		Continuo	ous	
T _A	Operating temperature		-40	125	°C
TJ	Junction temperature			175	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

- (2) Short-circuit to V_S / 2.
- (3) Keep operation below 1% duty cycle of device lifecycle.

7.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2500	V	
$V_{(ESD)}$		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000		

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	-		MIN	MAX	UNIT	
V-	Supply voltage	Single supply, $V_S = (V_{S+})$, GND = (V_{S-})	8	36		
	Supply voltage	Dual supply, $V_S = (V_{S+}) - (V_{S-})$	±4	±18	V	
V _{IN}	Input voltage on IN+, IN- pi	Input voltage on IN+, IN– pins		Vs	V	
V	Differential input voltage,	G _{IN} = 1 V/V	-V _S	Vs		
V _{DIFF}	$V_{DIFF} = (V_{IN+}) - (V_{IN-})$	$G_{IN} > 1 \text{ V/V}^{(1)}$	-1 - (V _S) / G _{IN}	1 + (V _S) / G _{IN}	V	
T _A	Specified temperature	Specified temperature		125	°C	

(1) See also INA851 Calculator Tool.



7.4 Thermal Information

		INA851	
	THERMAL METRIC ⁽¹⁾	RGT (VQFN)	UNIT
		16 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	47.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	53.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	22.1	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	22.1	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	7.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

7.5 Electrical Characteristics

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT	
INPUT								
.,	Input stage offset				±10	±35	.,	
V _{OSI}	voltage ⁽¹⁾	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(4)}$				±10 ±35 ±65 ±0.1 ±0.3 ±150 ±1150 ±150 ±650 ±5 ±15 120 126 140 140 140 140 1100	μV	
	Input stage offset voltage drift ⁽²⁾	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(4)}$			±0.1	±0.3	μV/°C	
.,	Output stage offset	G = 0.2			±150	±1150	/	
V _{OSO}	voltage ⁽¹⁾	G = 1			±150	±650	μV	
	Output stage offset	$T_{\Delta} = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(4)}$	G = 0.2		±5	±15	11/1°C	
	voltage drift ⁽²⁾	1 _A = -40 C to +125 C ···	G = 1		±5	±15	μV/°C	
	Power-supply rejection ratio		G = 0.2	100	120		dB	
PSRR		±4 V ≤ V _S ≤ ±18 V, RTI	G = 1	110	126			
			G _{IN} = 10	120	140			
			G _{IN} = 100	126	140			
			G _{IN} = 1000	130	140			
z _{id}	Differential impedance				1 100		pF GΩ	
z _{ic}	Common-mode impedance				7 100		pF GΩ	
V _{IN}	Input voltage ^{(4) (5)}	See also INA851 Calculator Tool		(V _S _) + 2.5		(V _{S+}) - 2.5	V	
	Protected input voltage ⁽⁸⁾			(V _{S-}) - 40		$(V_{S+}) + 40$	V	
	Input current in overvoltage mode ⁽⁹⁾	$(V_{S-}) - 40 \text{ V} \le V_{IN} \le (V_{S+}) + 40 \text{ V}^{(3)}$			16		mA	
			G = 0.2	76	90			
			G = 1	86	96		dB	
CMRR	Common-mode rejection ratio	At dc to 60 Hz, RTI, $V_{CM} = (V_{S-}) + 2.5 \text{ V to } (V_{S+}) - 2.5 \text{ V}$	G _{IN} = 10	106	116			
		- CIVI (VS-) · 2.0 V (VS+) 2.0 V	G _{IN} = 100	120	132			
			G _{IN} = 1000	120	134			



7.5 Electrical Characteristics (continued)

(unies:	s otherwise noted)	TEOT	ONDITIONS	RAINI	TVP	MAY	TUALL	
DIACO	PARAMETER	TEST C	ONDITIONS	MIN	TYP	MAX	UNIT	
BIAS C	URRENT			T		45		
I _B	Input bias current	T 4000 4 40500(4)			5	15	nA	
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(4)}$			0.5	18		
	Input bias current drift	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			25		pA/°C	
los	Input offset current				0.5	5.5	nA	
		$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(4)}$				6		
	Input offset current drift	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			5		pA/°C	
NOISE	VOLTAGE	T		T				
e _{NI}	Input stage voltage noise density	f = 1 kHz, G = 1000			3.2		nV/√ Hz	
	Input stage voltage noise	f _B = 0.1 Hz to 10 Hz, G = 1000			0.1		μV_{PP}	
			G = 0.2		83			
e _{NO}	Output stage voltage noise density ⁽⁷⁾		G = 1		52		nV/√ Hz	
-110		noise density(*)		G = 1; G _{IN} = 5, G _{OUT} = 0.2		12		,
	Output stage voltage	6 0411 1 4011	G = 0.2		5.0		μV _{PP}	
	noise ⁽⁷⁾	f _B = 0.1 Hz to 10 Hz	G = 1		2.8		μV _{PP}	
	Current noise density	f = 1 kHz, G _{IN} = 1000			0.8		pA/√ Hz	
In	Current noise	f _B = 0.1 Hz to 10 Hz, G = 100			pA _{PP}			
GAIN		1						
	Gain equation	$G = G_{IN} \times G_{OUT}$		(1 + (6 kΩ /	R _G)) × (0.2 o	r 1)	V/V	
		G _{OUT} = 0.2		0.2		2000		
G	Gain	G _{OUT} = 1		1		10000	00 V/V	
		G = 0.2, V _O = ±2 V				±0.1		
GE	Gain error	G = 1, V _O = ±10 V				±0.02	%	
		$G_{IN} \ge 10, V_O = \pm 10 \text{ V}$				±0.2		
			G = 0.2			±5		
	Gain drift ⁽⁶⁾	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}^{(4)}$	G = 1			±5	ppm/°C	
			G _{IN} > 1			±35		
	0 . " "	$G = 0.2, V_0 = -2 V \text{ to } +2 V$			±5			
	Gain nonlinearity	G = 1, V _O = -10 V to +10 V			±5		ppm	
OUTPU	т	1						
.,		Output voltage swing $I_{OUT} = 10 \text{ mA},$ $T_{A} = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	No output clamping (V _{CLAMP+} = V _{S+} , V _{CLAMP-} = V _{S-})	(V _{S-}) + 1.4		(V _{S+}) – 1.4	.,,	
Vo	Output voltage swing		Output clamping enabled ($V_{CLAMP+} = V_{S+} - 1.5 \text{ V}$, $V_{CLAMP-} = V_{S-} + 1.5 \text{ V}$)	(V _{CLAMP} _) – 0.1	(V _{CLAMP+}) + 0.1	V	
C _L	Load capacitance	Stable operation for differential	load		100		pF	
Z _O	Closed-loop output impedance	f = 1 MHz			0.9		Ω	
		T _A = -40°C to 125°C, continuo		+				



7.5 Electrical Characteristics (continued)

at T_A = 25°C, V_S = ±15 V, V_{ICM} = V_{OCM} = midsupply, V_{CLAMP+} = V_{S+} , V_{CLAMP-} = V_{S-} , G = G_{IN} = G_{OUT} = 1 V/V, and R_L = 10 k Ω (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
FREQUE	NCY RESPONSE						
		G = 0.2			22		
		G = 1, G _{IN} = 5, G _{OUT} = 0.2			22		
		G = 1			15		
BW	Bandwidth, –3 dB	September Sept	MHz				
		G _{IN} = 100			5		
		G _{IN} = 1000			0.8		
SR	Slew rate	G = 1, V _O = ±10 V			37		V/µs
			G = 0.2, V _{STEP} = 2 V		0.24		
			G = 1, V _{STEP} = 10 V		0.24		
		0.01%	G _{IN} = 10, 100, V _{STEP} = 10 V		0.5		μs
					1.7		
t _S	Settling time				0.55		
			G = 1, V _{STEP} = 10 V		0.55		μs
		0.001%			2.1		
					2.5		
	Total harmonic distortion				-109		
THD+N	plus noise	Differential input, f = 10 kHz	G = 1, V _O = 10 V _{PP}		-110		dB
	Second-order harmonic		G = 0.2, V _O = 2 V _{PP}		-131		
HD2	distortion	Differential input, f = 10 kHz			-128		dB
	Third-order harmonic		G = 0.2, V _O = 2 V _{PP}		-119		
HD3	distortion	Differential input, f = 10 kHz	G = 1, V _O = 10 V _{PP}		-121		dB
OUTPUT	COMMON-MODE VOLTAC	GE (V _{OCM}) CONTROL					
			No output clamping	(V _{S-}) + 2.5		(V _{S+}) – 2.5	
	V _{OCM} Input voltage	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$	Output clamp enabled				V
	Small-signal bandwidth from V _{OCM} pin	V _{OCM} = 100 mV _{PP}	,		30		MHz
	Large-signal bandwidth from V _{OCM} pin	V _{OCM} = 0.5-V step			47		MHz
	Slew rate from V _{OCM} pin	V _{OCM} = 0.5-V step			37		V/µs
	DC output balance	V _{OCM} fixed midsupply (V _O = ±1 V	′)		70		dB
	Input impedance V _{VOCM} pin				250 1		kΩ pF
	V _{OCM} offset from mid- supply	V _{OCM} pin floating			±2	±6	mV
	V _{OCM} common-mode	W -W W 6W			±2	±6	
	offset voltage	$v_{OCM} = v_{ICM}, v_O = 0 V$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			±10	mV
	V _{OCM} common-mode offset voltage drift	$V_{OCM} = V_{ICM}, V_O = 0 V, T_A = -40$	°C to +125°C		±20	±60	μV/°C

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

7.5 Electrical Characteristics (continued)

(diffess otherwise floted)									
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT		
OUTPUT	CLAMPING								
V _{CLAMP+}	Positive clamp voltage ⁽¹⁰⁾	T _A = -40°C to +125°C	No output clamping		V _{S+}		V		
			Output clamp enabled			V _{S+} – 1.5			
V _{CLAMP} _	Negative clamp voltage ⁽¹⁰⁾	T _A = -40°C to +125°C	No output clamping		V _{S-}		V		
			Output clamp enabled	V _{S-} + 1.5					
ΔV_{CLAMP}	Clamp voltage ⁽¹⁰⁾	$\Delta V_{CLAMP} = (V_{CLAMP+}) - (V_{CLAMP-})$		3			V		
	Power-supply rejection ratio from V _{CLAMP} to V _O ⁽³⁾				120		dB		
	Fail-safe current V _{CLAMP+}	V _{S+} = V _{S-} = 0 V, V _{CLAMP+} = 10 V			2		mA		
I _{CLAMP+}	Positive clamp current	V _{CLAMP+} ≤ V _{S+} - 1.5 V		-80	-60		μA		
I _{CLAMP} _	Negative clamp current	V _{CLAMP} _ ≥ V _S _ + 1.5 V			60	80	μA		
POWER	SUPPLY								
IQ	Quiescent current	V _{IN} = 0 V			6	7	mA		
			$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$			9			

- (1) Offset voltages are uncorrelated. Total offset voltage, referred-to-input (RTI): V_{OS} = √[V_{OSO}(Gout1 or Gout0.2) / G_{IN})²]. See more details on Offset Voltage section.
- (2) Offset drifts are uncorrelated. Offset drift, referred-to-input (RTI): $\Delta V_{OS(RTI)} = \sqrt{[\Delta V_{OSI}]^2 + (\Delta V_{OSO}/G_{IN})^2}$.
- (3) Specified by design.
- (4) Specified by characterization.
- (5) Input voltage range of the instrumentation amplifier input stage. The valid input range depends on the common-mode voltage, differential voltage, gain, and V_{OCM}. See also the *Input Common-Mode Range* section.
- (6) The values specified for G > 1 do not include the effects of the external gain-setting resistor, R_G .
- (7) e_{NO} refers to output stage noise referred to the input of the FDA. See also the *Noise Equivalent Model* section.
- (8) See also the *Input Protection* section.
- (9) See also the *Typical Characteristics* section.
- (10) See also the Output Clamping section.



7.6 Typical Characteristics

Table 7-1. Table of Graphs

DESCRIPTION	FIGURE
Typical Distribution of Input Stage Offset Voltage	Figure 7-1
Typical Distribution of Input Stage Offset Voltage Drift	Figure 7-2
Typical Distribution of Output Stage Offset Voltage, G = 1	Figure 7-3
Typical Distribution of Output Stage Offset Voltage, G = 0.2	Figure 7-4
Typical Distribution of Output Stage Offset Voltage Drift	Figure 7-5
Typical Distribution of Input Offset Current	Figure 7-6
Typical Distribution of Input Bias Current, T _A = 25°C	Figure 7-7
Typical Distribution of Input Bias Current, T _A = 90°C	Figure 7-8
Typical CMRR Distribution, G = 1	Figure 7-9
Typical CMRR Distribution, G = 10	Figure 7-10
Typical Distribution of Gain Error, G = 0.2	Figure 7-11
Typical Distribution of Gain Error, G = 1	Figure 7-12
Typical Distribution of Gain Error, G = 10	Figure 7-13
Input Stage Offset Voltage vs Temperature	Figure 7-14
Input Bias Current vs Temperature	Figure 7-15
Input Offset Current vs Temperature	Figure 7-16
Input-Referred Output Offset Voltage vs Temperature	Figure 7-17
CMRR vs Temperature, G = 1	Figure 7-18
CMRR vs Temperature, G = 10	Figure 7-19
CMRR vs Frequency (RTI)	Figure 7-20
CMRR vs Frequency (RTI, 1-kΩ source imbalance)	Figure 7-21
Positive/Negative PSRR vs Frequency (RTI)	Figure 7-22
PSRR vs Frequency of VCLAMP+ (RTI)	Figure 7-23
Gain vs Frequency	Figure 7-24
Voltage Noise Spectral Density vs Frequency (RTI)	Figure 7-25
Current Noise Spectral Density vs Frequency (RTI)	Figure 7-26
0.1-Hz to 10-Hz RTI Voltage Noise, G = 0.2	Figure 7-27
0.1-Hz to 10-Hz RTI Voltage Noise, G = 1	Figure 7-28
0.1-Hz to 10-Hz RTI Voltage Noise, G = 1000	Figure 7-29
Positive Input Bias Current vs Common-Mode Voltage	Figure 7-30
Negative Input Bias Current vs Common-Mode Voltage	Figure 7-31
Gain Error vs Temperature	Figure 7-32
Quiescent Current vs Temperature	Figure 7-33
Gain Nonlinearity, G = 1	Figure 7-34
Gain Nonlinearity, G = 10	Figure 7-35
Offset Voltage vs Negative Common-Mode Voltage	Figure 7-36
Offset Voltage vs Positive Common-Mode Voltage	Figure 7-37
Positive Output Voltage Swing vs Output Current	Figure 7-38
Negative Output Voltage Swing vs Output Current	Figure 7-39
Claw Curve of VCLAMP+	Figure 7-40
Clair Carro of VOLI avii	3
Short Circuit Current vs Temperature	Figure 7-41



7.6 Typical Characteristics

at T_A = 25°C, V_S = ±15 V, V_{ICM} = V_{OCM} = midsupply, V_{CLAMP+} = V_{S+} , V_{CLAMP-} = V_{S-} , G = G_{IN} = G_{OUT} = 1 V/V, and R_L = 10 k Ω (unless otherwise noted)

Table 7-1. Table of Graphs (continued)

DESCRIPTION	FIGURE
THD+N vs Frequency	Figure 7-43
Overshoot vs Capacitive Loads	Figure 7-44
Small-Signal Response with different Output Capacitors G = 1 V/V	Figure 7-45
Small-Signal Response, G = 0.2	Figure 7-46
Small-Signal Response, G = 1	Figure 7-47
Small-Signal Response, G = 10	Figure 7-48
Small-Signal Response, G = 1000	Figure 7-49
Small-Signal Response of VOCM Amplifier	Figure 7-50
Large Signal Step Response	Figure 7-51
Closed-Loop Output Impedance	Figure 7-52
Settling Time for G = 0.2	Figure 7-53
Settling Time for G = 1	Figure 7-54
Offset Warm-up for G = 1	Figure 7-55
Offset Warm-up for G = 100	Figure 7-56






Figure 7-1. Typical Distribution of Input Stage Offset Voltage




Figure 7-2. Typical Distribution of Input Stage Offset Voltage Drift




Figure 7-3. Typical Distribution of Output Offset Voltage




Figure 7-4. Typical Distribution of Output Offset Voltage




Figure 7-5. Typical Distribution of Output Stage Offset Voltage Drift




Figure 7-6. Typical Distribution of Input Offset Current




Figure 7-7. Typical Distribution of Input Bias Current




Figure 7-8. Typical Distribution of Input Bias Current




Figure 7-9. Typical CMRR Distribution at G = 1 V/V





Figure 7-10. Typical CMRR Distribution at G = 10 V/V







Figure 7-12. Typical Gain Error Distribution at G = 1 V/V






75 Mean +3 σ nput-referred Offset Voltage (μV) 50 -3σ 25 0 -25 -50 -75 -20 0 40 60 100 120 140 -40 Temperature (°C) N = 52

Figure 7-13. Typical Gain Error Distribution at G = 10 V/V

Figure 7-14. Input Stage Offset Voltage vs Temperature







Figure 7-15. Input Bias Current vs Temperature

Figure 7-16. Input Offset Current vs Temperature






Figure 7-17. Input-Referred Output Offset Voltage vs Temperature

Figure 7-18. CMRR vs Temperature

at T_A = 25°C, V_S = ±15 V, V_{ICM} = V_{OCM} = midsupply, V_{CLAMP+} = V_{S+} , V_{CLAMP-} = V_{S-} , G = G_{IN} = G_{OUT} = 1 V/V, and R_L = 10 k Ω (unless otherwise noted)




Figure 7-24. Gain vs Frequency






Figure 7-25. Voltage Noise Spectral Density vs Frequency (RTI)




Figure 7-26. Current Noise Spectral Density vs Frequency (RTI)




Figure 7-27. 0.1-Hz to 10-Hz RTI Voltage Noise




Figure 7-28. 0.1-Hz to 10-Hz RTI Voltage Noise




Figure 7-29. 0.1-Hz to 10-Hz RTI Voltage Noise




Figure 7-30. Positive Input Bias Current vs Common-Mode Voltage




Figure 7-31. Negative Input Bias Current vs Common-Mode Voltage




Figure 7-32. Gain Error vs Temperature




Figure 7-33. Quiescent Current vs Temperature





Figure 7-34. Gain Nonlinearity, G = 1







Figure 7-36. Offset Voltage vs Negative Common-Mode Voltage



at T_A = 25°C, V_S = ±15 V, V_{ICM} = V_{OCM} = midsupply, V_{CLAMP+} = V_{S+} , V_{CLAMP-} = V_{S-} , G = G_{IN} = G_{OUT} = 1 V/V, and R_L = 10 k Ω (unless otherwise noted)







Figure 7-37. Offset Voltage vs Positive Common-Mode Voltage

Figure 7-38. Positive Output Voltage Swing vs Output Current






Figure 7-39. Negative Output Voltage Swing vs Output Current

Figure 7-40. Claw Curve of VCLAMP+/-




Figure 7-41. Short Circuit Current vs Temperature





Figure 7-42. Large-Signal Frequency Response





at T_A = 25°C, V_S = ±15 V, V_{ICM} = V_{OCM} = midsupply, V_{CLAMP+} = V_{S+} , V_{CLAMP-} = V_{S-} , G = G_{IN} = G_{OUT} = 1 V/V, and R_L = 10 k Ω (unless otherwise noted)






Figure 7-53. Settling Time for G = 0.2 V/V

Figure 7-54. Settling Time for G = 1 V/V







8 Detailed Description

8.1 Overview

The INA851 is a monolithic, precision instrumentation amplifier that incorporates a current-feedback input stage and a four-resistor, fully differential amplifier output stage. The schematic in Figure 8-1 shows how the differential input voltage is buffered by Q_1 and Q_2 , and is forced across R_G , which causes a signal current to flow through R_G , R_1 , and R_2 . The fully differential amplifier, A_3 , removes the common-mode component of the input signal and refers the output signal to the VOCM pin. The V_{BE} and voltage drop across R_1 and R_2 produce output voltages on A_1 and A_2 that are approximately 0.8 V less than the input voltages.





Figure 8-1. Detailed Schematic

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Adjustable Gain Setting

Figure 8-2 shows that the INA851 input-stage gain is set by a single external resistor (R_G) connected between the RG pins. The gain of the output stage can be set to a unity gain of 1 V/V by floating the G02+ and G02- pins, or to an attenuating gain of 0.2 V/V by shorting those pins to the respective OUT+ and OUT- pins.




Figure 8-2. Simplified Diagram of the INA851 With Gain Equations

If the output stage is in the unity gain configuration, the value of R_G is selected according to the following equation:

$$G = \left(1 + \frac{6k\Omega}{R_G}\right) \tag{1}$$

When OUT+ is shorted to G02+ (pin 11 to pin 12) and OUT- is shorted to G02- (pin 9 to pin 10) so that the output stage is in the attenuating configuration, the gain equation becomes:

$$G = 0.2 \times \left(1 + \frac{6k\Omega}{R_G}\right) \tag{2}$$

Table 8-1 lists several commonly used gains and resistor values, as well as the additional gain error that is contributed by the gain resistors. The 6-k Ω term in the gain equation is a result of the sum of the two internal 3-k Ω feedback resistors. These on-chip resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficients of these resistors are included in the gain accuracy and drift specifications of the

INA851. The 5-k Ω and 1.25-k Ω resistors used in the output stage are ratiometrically matched to achieve stable 1-V/V and 0.2-V/V gain terms; although, the resistor values can shift up to 15%, depending on production.

Table 8-1. Commonly Used Gains and Resistor Values

DESIRED GAIN (V/V)	R _G (Ω)	NEAREST 1% R _G (Ω)	CALCULATED GAIN (V/V)	CONTRIBUTED GAIN ERROR (%)
0.2	NC, short OUT+ to G02+ and OUT– to G02–	NC	0.200	N/A
0.5	4 k, short OUT+ to G02+ and OUT– to G02–	4.02 k	0.499	0.30
1	NC	NC	1.000	N/A
2	6 k	5.97 k	2.005	-0.25
5	1.5 k	1.5 k	5.000	0.00
10	666.67	665	10.023	-0.23
20	315.79	316	19.987	0.06
50	122.45	124	49.387	1.23
100	60.61	60.4	100.338	-0.34
200	30.15	30.1	200.336	-0.17
500	12.02	12.1	496.868	0.63
1000	6.01	6.04	994.377	0.56
10000	600 m	604 m	9934.775	0.65

As shown in Figure 8-2 and explained in more detail in Section 9.4, make sure to connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, and to place these capacitors as close as possible to the device pins.

8.3.1.1 Gain Drift

The stability and temperature drift of external gain setting resistor R_G also affects gain. The contribution of R_G to gain accuracy and drift is determined from Equation 1. The best gain drift of 5 ppm/°C (maximum) is achieved when the INA851 uses G=1 in the input stage, without R_G connected. In this case, gain drift is limited by the mismatch of the temperature coefficient of the integrated resistors in fully differential amplifier A_3 . When the output stage is in attenuating gain mode (OUT– shorted to G02– and OUT+ shorted to G02+), both the 1.25-k Ω and the 5-k Ω resistors contribute mismatch, as do the traces between the G02x and OUTx pins. Only the 5-k Ω resistors contribute mismatch when the output stage is in unity gain mode (with G02– and G02+ floating).

At input stage gains greater than 1, gain drift increases as a result of the individual drift of the $3-k\Omega$ resistors in the feedback of A_1 and A_2 , relative to the drift of external gain resistor R_G . The low temperature coefficient of the internal feedback resistors improves the overall temperature stability of applications using input-stage gains greater than 1 V/V over alternate solutions. The low resistor values required for high gain make wiring resistance an important consideration. Sockets add to the wiring resistance and contribute additional gain error (such as a possible unstable gain error) at gains of approximately 20 or greater. To maintain stability, avoid parasitic capacitance of more than a few picofarads at the R_G connections. Careful matching of any parasitics on the R_G pins maintains optimal CMRR over frequency.

8.3.2 Offset Voltage

Low offset voltage is one of the key parameters for an instrumentation amplifier (INA). In a current-feedback INA, this error source is classified in three stages: input, output, and intermediate. The input-stage dc offset (VOSI) is mainly caused by the mismatch of the input transistors Q1 and Q2, (see Figure 8-1). The output-stage dc offset (V_{OSO}) is caused partially by the mismatch of the output amplifier A3. In the INA851, A3 is a fully-differential amplifier and gained up by the noise gain of the circuit $(1 + R_5 / R_3)$. An additional intermediate stage offset contribution error adds to V_{OSO} that is caused by the mismatch of the current mirrors in the front end (through R1 and R2).

Unlike typical instrumentation amplifiers that incorporate a difference amplifier (A3) with a fixed output gain, the INA851 has two different output gain stages that subsequently contribute differently to V_{OSO}; see Gaussian distributions for G = G_{OUT} = 1 V/V in Figure 7-3 and for G = G_{OUT} = 0.2 V/V in Figure 7-4.

The following equation calculates the total offset voltage error referred to the input:


$$V_{OS} = \sqrt{V_{OSI}^2 + \left(\frac{V_{OSO}(G_{OUT} = 1 \text{ or } G_{OUT} = 0.2)}{G_{IN}}\right)^2}$$
 (3)

8.3.3 Input Common-Mode Range

The linear input voltage range of the INA851 input circuitry extends within 2.5 V (maximum) of both power supplies, and maintains excellent common-mode rejection throughout this range. The valid input common-mode range is a function of the input common-mode voltage, input differential voltage, gain, and output common-mode voltage.

The common-mode range is best calculated using the INA851 Input-Output Range Design Calculator.

The common-mode range for the most common operating conditions are shown in Figure 8-3 to Figure 8-9.



Voltage, Low Gains





Figure 8-3. Input Common-Mode Voltage vs Output | Figure 8-4. Input Common-Mode Voltage vs Output Voltage, Low Gains





8.3.4 Input Protection

The inputs of the INA851 device are individually protected for voltages up to ± 40 V beyond the power supply rails. For example, a condition of $V_{S-} = -55$ V on one input and $V_{S+} = 55$ V on the other input does not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. Figure 8-10 shows that if the input is overloaded, the protection circuitry limits the input current to a value of approximately 16 mA.




Figure 8-10. Input Current During an Overvoltage Condition

Figure 8-11 shows that during an input overvoltage condition, current flows through the input protection diodes into the power supplies. If the power supplies are unable to sink current, then place Zener diode clamps (ZD1 and ZD2 in Figure 8-11) on the power supplies to provide a current pathway to ground.




Figure 8-11. Input Current Path During an Overvoltage Condition

If an input stage gain greater than $G_{IN}=1~V/V$ is implemented, where a gain resistor is present across the RG pins, the inputs are still well protected against overvoltage conditions; however, make sure that the input differential voltage limitations of the INA851 are not exceeded. For example, a condition of $(V_{S+})+40~V$ on both inputs does not cause damage. However, a condition of $(V_{S-})-40~V$ on one input and $(V_{S+})+40~V$ on the other input can cause damage. Precautions can include the use of external resistors in series with each of the inputs.

8.3.5 Output Clamping

The INA851 features a unique output clamping function that protects the downstream device against damage that results from inadvertent over-driving. Usually the downstream device is an ADC that typically operates at a lower supply voltage than the INA851.

To implement this function, use the VCLAMP+ and VCLAMP- pins to limit the supply voltage range of the differential output drive amplifier. For typical operation, use a low-impedance connection from the pins to the power supplies of the ADC. For proper operation of the clamp circuitry, set the V_{S+} or V_{S-} supply voltages at least 1.5 V beyond the respective V_{CLAMP+} and V_{CLAMP-} clamping voltages. In addition, for the output driver to function correctly, the V_{CLAMP+} and V_{CLAMP-} voltages must be at least 3 V apart. If the output clamping functionality is not desired, short the VCLAMP+ and VCLAMP- pins to the amplifier VS+ and VS- supply pins.

The output driver operates up to the V_{CLAMP+} or V_{CLAMP-} limits without experiencing distortion. When the clamping function is in use the output voltage is clamped at approximately 600 mV beyond the clamp voltage.), so that the device output spans the full input range of the ADC. However, if the predriver output swings beyond the V_{CLAMP+} or V_{CLAMP-} voltage, the output driver begins to run out of headroom as a result of the clamped supply voltage, shown in Figure 8-12.

The output is unable to swing greater than approximately 500 mV beyond the V_{CLAMP+} or V_{CLAMP-} voltage (at zero load), helping prevent or reduce damage to the ADC from overvoltage conditions.

The linear operation becomes distorted when the driver load becomes higher than 20 mA, see Figure 8-13.




Figure 8-12. Simplified Schematic of Output Driver Clamping Structure

Note

Be aware that instead of providing an immediate hard-stop voltage limit, the output driver is not clamped until V_{CLAMP+} or V_{CLAMP-} voltage has been exceeded, and the driver starts to run out of headroom. This configuration prevents distortion of the amplifier output when operating near the V_{CLAMP+} and V_{CLAMP-} rails. However, the output voltage exceeds V_{CLAMP+} and V_{CLAMP-} by several hundreds of millivolts before the clamps turn on strongly. When used in conjunction with several tens of ohms of resistance between the amplifier output and ADC input pins (commonly implemented as part of a low-pass filter for proper ADC acquisition), output clamping helps severely diminish any potential damage to the ADC that can otherwise result.




Figure 8-13. Output Voltage With Output Clamping Enabled

The VCLAMP+ pin features a fail-safe against power-up sequencing issues between the INA851 and a downstream device. For example, a condition of $V(_{CLAMP+})$ + 10 V on this pin does not cause damage. Therefore, the ADC supply can safely turn on while the INA851 supply is still off or just beginning to turn on. In this case, the current draw through the VCLAMP+ pin is limited to a safe value of typically 3 mA.

8.3.6 Low Noise

An output noise calculation helps design a low-noise circuit to drive high-precision ADC applications and optimize the signal-to-noise ratio (SNR).

Figure 8-14 shows a simplified noise model for the INA851. The e_{NO} noise refers to the input resistor network of the FDA. This term incorporates the thermal noise of the internal feedback resistors, and the interaction of the internal current noise density of the output stage with the internal feedback resistors.




Figure 8-14. Simplified Noise Model for the INA851

The internal feedback resistor network is considered in the e_{NO} specification; therefore, the calculation of the total input-referred noise, $e_{N(RTI)}$, is simplified to the following equation:

$$e_{N(RTI)} = \sqrt{e_{NI}^2 + \left(\frac{e_{NO}(G_{OUT} = 1 \text{ or } G_{OUT} = 0.2)}{G_{IN}}\right)^2}$$
(4)

The total output-referred noise, $e_{N(RTO)}$, multiplies directly by the output stage gain, G_{OUT} , by $G_{OUT} = 0.2 \text{ V/V}$ or $G_{OUT} = 1 \text{ V/V}$ respectively, as shown in the following equation:

$$e_{N(RTO)} = \sqrt{(e_{NI} \times G_{IN} \times 0.2 \text{ V/V or 1 V/V})^2 + (e_{NO(G_{OUT} = 1 \text{ or } G_{OUT} = 0.2)} \times 0.2 \text{ V/V or 1 V/V})^2}$$
 (5)

8.4 Device Functional Modes

The INA851 has a single functional mode and operates when the power-supply voltage is greater than 8 V (\pm 4 V). The maximum power-supply voltage for the INA851 is 36 V (\pm 18 V).

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Output Common-Mode Pin

The output voltage of the INA851 is developed with respect to the voltage on the output common-mode pin, VOCM. The starting point for most designs is to assign an output common-mode voltage for the INA851. For ac-coupled signal paths, this voltage is often the default midsupply voltage, so as to retain the most available output swing around the voltage centered at V_{OCM} . For dc-coupled signal paths, set this voltage between a minimum of V_{S+} – 2.5 V and maximum of V_{S-} + 2.5 V. For precision ADC applications, this voltage is typically the input common mode voltage of the ADC.

The voltage at the VOCM pin is internally buffered to bias the fully differential output amplifier, eliminating the need for an additional external V_{OCM} buffer. While the buffer input is high-ohmic, the VOCM pin also connects through internal 500-k Ω resistors to V_{CLAMP+} and V_{CLAMP-} , which sets the output common-mode voltage to midsupply in the event that the pin is floating.

While the V_{OCM} buffer has high small-signal bandwidth, be aware that large-signal steps with fast edges at the VOCM pin cause delays in the output. For best tracking between the buffer input and output signals, use rise times of 200 ns or greater for large steps.

9.1.2 Output-Stage Gain Selection and Noise-Gain Shaping

In the default unity-gain configuration, the INA851 fully differential amplifier output stage uses 5-k Ω feedback resistors between the OUT+ and OUT- outputs and the inverting and noninverting inputs, respectively. However, the INA851 also features internal 1.25-k Ω feedback resistors between those inputs and the G02+ and G02- pins. By shorting the G02+ pin to the OUT+ pin, and the G02- pin to the OUT- pin, the amplifier is placed in an attenuating gain of 0.2 V/V.

Additionally, access directly to the inverting and noninverting inputs of the fully differential amplifier is provided through the FDA_IN- and FDA_IN+ pins, respectively. This option allows circuit designers to add external feedback capacitors in parallel with the internal feedback resistors to implement noise filtering or noise-gain shaping techniques. These pins can also be used to implement customized attenuating gains for the output stage. Do not treat these pins as outputs, nor use the pins to source or sink current.

Note

These pins are internally disconnected on preliminary samples of the INA851; these pins will be connected to the aforementioned internal nodes in the final device release.

Submit Document Feedback


Copyright © 2022 Texas Instruments Incorporated

9.1.3 Input Bias Current Return Path

The input impedance of the INA851 is very high at approximately 1 G Ω . However, a path must be provided for the input bias current of both inputs. This input bias current is typically 5 nA. High input impedance means that this input bias current changes very little with varying input voltage.

For proper operation, input circuitry must provide a path for input bias current. Figure 9-1 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA851, and the input amplifiers saturate. If the differential source resistance is low, the thermocouple example in Figure 9-1 shows that the bias current return path can connect to one input. With a higher source impedance, using two equal resistors provides a balanced input with the possible advantages of a lower input offset voltage as a result of bias current and better high-frequency common-mode rejection.

For more details about why a valid input bias current return path is necessary, see the *Importance of Input Bias Current Return Paths in Instrumentation Amplifier Applications* application report.



Copyright © 2017, Texas Instruments Incorporated

Figure 9-1. Providing an Input Common-Mode Current Path

9.1.4 Thermal Effects due to Power Dissipation

The INA851 dissipates approximately 180 mW of power under quiescent conditions at a ±15-V supply voltage. The internal resistor network and output load drive causes an additional power dissipation that depends on the input signal. The small silicon area of the INA851 causes the internal circuitry to experience temperature gradients that can adversely affect the electrical performance.

Precision parameters, such as offset voltage, linearity, common-mode rejection ratio, and total harmonic distortion, can be impacted as a result of these thermal effects in the silicon. The thermal gradient particularly affects the performance of low-frequency input signals with higher gains (> 10) and large output voltage variation. Figure 9-2 shows that the thermal effect can be minimized by lowering the supply voltage, if the application permits.

To properly dissipate heat from the INA851, connect the thermal pad with sufficient thermal vias to a large copper plane that is connected to the negative supply, VS-. A thorough PCB layout is of key importance (see also Section 9.4).




Figure 9-2. Linearity vs Supply Voltage for G = 1000

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

9.2 Typical Applications

9.2.1 Three-Pin Programmable Logic Controller (PLC)

Figure 9-3 shows a three-pin programmable-logic controller (PLC) design for the INA851. This PLC reference design accepts inputs of ± 10 V or ± 20 mA. The output is a differential voltage of ± 4.95 V with a V_{OCM} of 2.5 V (or 25 mV to 4.975 V on OUT+ and OUT-) to be measured by the ADS8920B SAR ADC.




Figure 9-3. PLC Input with INA851 (±10 V, 4 mA to 20 mA)

9.2.1.1 Design Requirements

For this application, the design requirements are as follows:

- 4-mA to 20-mA input with less than 20-Ω burden
- ±20-mA input with less than 20-Ω burden
- ±10-V input with impedance of approximately 100 kΩ
- Maximum 4-mA to 20-mA or ±20-mA burden voltage equal to ±0.4 V
- Output range within 0 V to 5 V

9.2.1.2 Detailed Design Procedure

There are two modes of operation for the circuit shown in Figure 9-3: current input and voltage input. This design requires $R_1 >> R_2 >> R_3$. Given this relationship, the following equation calculates the current input mode transfer function.

$$V_{OHT} = V_{DIFF} \times G = -(I_{IN} \times R_3)$$
(6)

where

- V_{OUT} represents the differential voltage at the INA851 outputs in current input mode.
- \bullet V_{DIFF} represents the differential voltage at the INA851 inputs.
- G represents the total gain of the INA851
- I_{IN} is the input current to the PLC.

The following equation shows the transfer function for the voltage input mode:

$$V_{OUT} = V_{DIFF} \times G = -\left(V_{IN} \times \left(\frac{R_2}{R_2 + R_1}\right)\right)$$
 (7)

where

- V_{OUT} represents the differential voltage at the INA851 outputs in voltage input mode.
- V_{IN} is the input voltage to the PLC.

The voltages on the output pins of the INA851 follow the relationships in Equation 8 and Equation 9.

$$V_{OUT+} = V_{DIFF} \times \frac{G}{2} + V_{OCM}$$
 (8)

$$V_{OUT} = -V_{DIFF} \times \frac{G}{2} + V_{OCM}$$
 (9)

 R_1 sets the input impedance of the voltage input mode. The minimum typical input impedance is 100 k Ω . The R_1 value is 100 k Ω because increasing the R_1 value also increases noise. The value of R_3 must be extremely small compared to R_1 and R_2 . A 20- Ω value is selected for R_3 because that resistance value is much smaller than R_1 and yields an input voltage of ±400 mV when operated in current mode (±20 mA).

Use Equation 10 to calculate R_2 given V_{DIFF} = ±400 mV, V_{IN} = ±10 V, and R_1 = 100 k Ω .

$$V_{DIFF} = V_{IN} \times \frac{R_2}{R_1 + R_2} \to R_2 = \frac{R_1 \times V_{DIFF}}{V_{IN} - V_{DIFF}} = 4.167 \text{ k}\Omega$$
 (10)

The value obtained from Equation 10 is not a standard 0.1% value; therefore, 4.17 k Ω is selected. R₁ and R₂ also use 0.1% tolerance resistors to minimize error.

Use Equation 11 to calculate the gain of the instrumentation amplifier.

$$G = \frac{V_{OUT}}{V_{DUEE}} = \frac{4.95 \text{ V}}{400 \text{ mV}} = 12.375 \text{ V/V}$$
 (11)

Equation 12 calculates the gain-setting resistor value using the INA851 gain equation for $G_{OUT} = 1 \text{ V/V}$ (Equation 1).


$$R_{G} = \frac{6 \,\mathrm{k}\Omega}{G - 1} = \frac{6 \,\mathrm{k}\Omega}{12.375 - 1} = 527.473 \,\Omega \tag{12}$$

Use a standard 0.1% resistor value of 530 Ω for this design.

The ADS8920B is selected because of the differential input, 1-MSPS sampling rate, and integrated reference buffer. Implement the antialiasing R-C-R filter using two 47.4- Ω resistors, a COG or NPO-type 510-pF differential capacitor, and two ceramic 51-pF common-mode capacitors. The REF5050 is selected to create a 5-V reference voltage for the ADC. Use well-matched precision resistors to create a voltage divider that generates a stable 2.5-V V_{OCM} reference. Connect the VCLAMP+ and VCLAMP- pins of the INA851 to the supplies of the ADC to protect against overdrive damage in the event of a fault. Consider implementing a TVS diode from the ADC supply to GND for additional protection, and include 100-nF decoupling capacitors between the amplifier and ADC supplies and GND.

9.2.1.3 Application Curves

Figure 9-4 and Figure 9-5 show typical characteristic curves for the circuit in Figure 9-3.



9.2.2 20-Bit, 1-MSPS ADS8900B Driver Circuit With FDA Noise Filter

The application circuit in Figure 9-6 shows the schematic of a complete input and reference driver circuit for the ADS8900B, a 20-bit, precision, 1-MSPS, successive approximation register (SAR), analog-to-digital converter (ADC). This circuit is used to measure the driving capability of the INA851 with the ADS8900B ADC.

To test the complete dynamic range of the circuit, the common-mode voltage V_{OCM} of the input of the ADC is established at a value of V_{REF} / 2.

To exclude noise caused by supply voltage, the test circuit uses the TPS7A4700, a low-noise 4- μ VRMS, RF LDO voltage regulator, to generate the 5.2-V supply rail.

For V_{OCM} , the circuit uses the REF5050, a low-noise, low-drift, 5-V reference, a 20k-20k voltage divider to establish VREF/2 and an additional RC filter (10 Ω , 150 pF) into the VOCM pin. See also the ADS8900EVM-PDK user's guide.




Figure 9-6. Driving ADS8900B With FDA Noise Filter



9.2.2.1 Design Requirements

The requirements for the application driving the ADS8900B ADC are listed in the following table.

Table 9-1. Design Parameters

PARAMETER	VALUE		
Differential to differential conversion	V _{INDIFF} to V _{OUTDIFF}		
Supply voltages	VS± = ± 15 V, VDD = 5.2 V, VREF = 5 V		
Full-scale range of ADC for FSR	FSR = ± 5 V		
Driver configuration	See Table 9-2		
Circuit bandwidth	$f_{(-3dB)} = 31.7 \text{ kHz}$		
Output RC elements	See ADS8900B input requirements		

To eliminate ground loops, unwanted parasitic effects, and distortion, use appropriate PCB layout and grounding techniques (see also Section 9.4).

9.2.2.2 Application Curves

Table 9-2 show the typical signal-to-noise (SNR) and total harmonic distortion (THD) of the INA851 driving the ADS8900B SAR ADC at full-scale range and at different gain configurations. The RC filter combination (R_{FIL} , C_{FIL}) shown in Figure 9-6 helps attenuate the nonlinear charge kickback of the ADC and optimize for best THD performance. The combination of the RC filter and the feedback capacitor C_{FB} allow for the best trade-off between harmonic distortion and maintaining stability of the FDA. Low voltage-coefficient C0G capacitors are used everywhere in the signal path (C_{FB} , C_{FIL}) for the low-distortion properties.

For other bandwidth requirements, adjust the feedback capacitor accordingly, and verify the circuit performance using a SPICE simulation using the INA851 TINA-TI™ SPICE Model. The amplifier output voltage must settle within the ADC bit accuracy during the ADC acquisition time window. Verify the desired circuit is stable; that is, the FDA has more than a 45° phase margin.

Table 9-2. INA851 + ADS8900B FFT Data Summary

INPUT AMPLITUDE (Vpk)	RG RESISTOR (Ω)	G _{IN} (V/V)	G _{OUT} (V/V)	SNR (dB)	THD (dB)	ENOB (Bits)	
23.7378	None	1	0.2	100.7	-117.3	16.42	
4.7476	None	1	1	100.6	-122.7	16.41	
0.2374	316	20	1	99.1	-112.0	16.10	
0.0475	60.4	100	1	91.1	-99.0	14.64	





Figure 9-7. Noise Performance FFT Plots for G = 0.2 V/V



 $G = 1 \text{ V/V}, f_{IN} = 1 \text{ kHz}, \text{SNR} = 100.6 \text{ dB}, \text{THD} = -122.74 \text{ dB}$

Figure 9-8. Noise Performance FFT Plots for G = 1 V/V

9.2.3 24-Bit, 200 kSPS, Delta-Sigma ADS127L11 ADC Driver Circuit With FDA Noise Filter

The application circuit in Figure 9-9 shows an schematic for a 24-bit-precision, 200-kSPS, delta-sigma, ADC. The circuit is used to measure the driving capacity of the INA851 with the ADS127L11 ADC.

The ADS127L11 ADC offers two digital filters to optimize for ac applications (wideband filter) or dc applications (Sinc4 filter). Application Curves shows measurement results in both filter settings. For detailed design procedure to operate the ADS127L11 ADC, see the ADS127L11EVM-PDK evaluation module.




Figure 9-9. Driving the Delta-Sigma ADC ADS127L11

9.2.3.1 Design Requirements

The design requirements for the application driving the ADS127L11 ADC are listed in the following table.

Table 9-3. Design Parameters

PARAMETER	VALUE				
Differential-to-differential conversion	V _{INDIFF} to V _{OUTDIFF}				
Supply voltages	VS± = ±15 V, AVDD = 5.2 V, VREF = 2.5 V				
Full-scale range of ADC for FSR	FSR = ± 5 V				
Data rate of ADC	f _{DATA} = 187.5 kSPS				
ADC filter configuration	(1) High-speed mode, Sinc4 filter, OSR = 64				
ADC litter corniguration	(2) High-speed mode, wideband filter, OSR = 64				
INA gain and filter configuration	See Table 9-4 and Table 9-5				
Signal frequency	f _{IN} = 1 kHz				
RC kickback filter ⁽¹⁾	R_{FIL} = 47.4 Ω + C_{DIFF} = 510 pF + R_{FIL} = 47.4 Ω , C_{FIL} = 51 pF				

⁽¹⁾ A trade-off must be considered between THD, frequency response and drift. The differential current drift into the ADC can interact with this filter resistors and result in higher drift errors. However, low resistance degrades the phase margin of the INA851. For low drift applications, keep R_{FIL} < 50 Ω.</p>

For optimized linearity and THD performance, use good printed circuit board (PCB) layout practice. For proper heat dissipation of the INA851, connect the thermal pad to a plane or a large copper pour at the bottom connected to VS– (see also Section 9.4.2).

9.2.3.2 Application Curves

Table 9-4 and Table 9-5 show the typical signal-to-noise (SNR) and total harmonic distortion (THD) of the INA851 driving the ADS127L11 delta-sigma ADC at full-scale range and at different gain configurations.

The RC filter combination is dimensioned such to help attenuate the nonlinear charge kickback and optimize for best THD performance. The ADC requires a low impedance input for lowest distortion performance; however, driving heavier loads degrades the phase margin of the INA851. Use a feedback capacitor (C_{FB}) in the range of 47 pF to 100 pF to optimize for stability versus THD performance. Low voltage-coefficient C0G capacitors are used everywhere in the signal path (C_{FB} , C_{DIFF} , C_{CM}) for their low distortion properties.

For other bandwidth requirements, adjust the feedback capacitor accordingly and verify the circuit performance using a SPICE simulation using INA851 TINA-TI™ SPICE Model. Confirm that the desired circuit is stable; that is, the FDA has more than a 45° phase margin.

Table 9-4. INA851 + ADS127L11 (Sinc4 Filter) FFT Data Summary

INPUT AMPLITUDE (Vpk)	RG RESISTOR (Ω)	G _{IN} (V/V)	G _{OUT} (V/V)	SNR (dB)	THD (dB)	ENOB (Bits)
23.7378	None	1	0.2	106.8	-116.0	17.36
4.7476	None	1	1	105.9	-122.0	17.28
2.3738 ⁽¹⁾	1500	5	0.2	107.2	-113.8	17.25
0.2374	316	20	1	102.5	-112.0	16.59
0.0475	60.4	100	1	92.5	-99.0	14.81





Figure 9-10. Noise Performance FFT Plots with Sinc4 Filter for G = 0.2 V/V




G = 0.2 V/V, f_{IN} = 1 kHz, SNR = 105.88 dB, THD = -122.00 dB

Figure 9-11. Noise Performance FFT Plots with Sinc4 Filter for G = 1 V/V


Table 9-5. INA851 + ADS127L11 (Wideband Filter) FFT Data Summary

			•	,	•	
INPUT AMPLITUDE (Vpk)	RG RESISTOR (Ω)	G _{IN} (V/V)	G _{OUT} (V/V)	SNR (dB)	THD (dB)	ENOB (Bits)
23.76015	None	1	0.2	105.3	-116.2	17.14
4.7476	None	1	1	103.1	-120.0	16.81
2.3738	1500	5	0.2	104.2	-113.0	16.85
0.2360	316	20	1	99.0	-112.0	16.08
0.0472	60.4	100	1	89.3	-99.0	14.40



G = 0.2 V/V, f_{IN} = 1 kHz, SNR = 105.29 dB, THD = -116.21 dB

Figure 9-12. Noise Performance FFT Plots with Wideband Filter for G = 0.2 V/V



 $G = 1 \text{ V/V}, f_{IN} = 1 \text{ kHz}, SNR = 103.07 dB, THD = -120.01 dB}$

Figure 9-13. Noise Performance FFT Plots with Wideband Filter for G = 1 V/V

9.3 Power Supply Recommendations

The nominal performance of the INA851 is specified with a supply voltage of ± 15 V, and V_{ICM} and V_{OCM} at midsupply. The device also operates using power supplies from ± 4 V (8 V) to ± 18 V (36 V) and non-midsupply input and output common-mode voltages with excellent performance.

9.4 Layout


9.4.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use good printed circuit board (PCB) layout practices:

- To avoid converting common-mode signals into differential signals and thermal electromotive forces (EMFs), make sure that both input paths are symmetrical and well-matched for source impedance and capacitance.
- As shown in Figure 9-14, keep the external gain resistor close to the RG pins to keep the loop inductance as low as possible and to avoid a potential parasitic coupling path. Even slight mismatch in parasitic capacitance at the gain setting pins can degrade CMRR over frequency. In applications that implement gain switching using switches or PhotoMOS® relays to change the value of R_G, select the component so that the switch capacitance is as small as possible, and most importantly, so that capacitance mismatch between the RG pins is minimized.
- Noise can propagate into analog circuitry through the power pins of the device and of the circuit as a whole.
 Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close as possible to the device. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- To reduce parasitic coupling, run the input traces as far away as possible from the supply or output traces. If
 these traces cannot be kept separate, crossing the sensitive trace perpendicular to the noisy trace is much
 better than in parallel.
- Leakage on the FDA_IN+ and FDA_IN- pins can cause in a dc offset error in the output voltages.
 Additionally, excessive parasitic capacitance at these pins can result in decreased phase margin and affect
 the stability of the output stage. If these pins are not used to implement deliberate capacitive feedback, follow
 best practices to minimize leakage and parasitic capacitance. Consider implementing keep-out areas in any
 ground planes that lie immediately below the pins.
- Minimize the number of thermal junctions. Ideally, the signal path is routed within a single layer without vias.
- Keep sufficient distance from major thermal energy sources (circuits with high power dissipation). If not possible, place the device so that the effects of the thermal energy source on the high and low sides of the differential signal path are evenly matched.
- Solder the thermal pad to the PCB. For the INA851 to properly dissipate heat, connect the thermal pad to a plane or large copper pour that is electrically connected to VS-, even for low-power applications.
- Keep the traces as short as possible.



9.4.2 Layout Example






Figure 9-14. Example Schematic and Associated PCB Layout

10 Device and Documentation Support

10.1 Device Support

10.1.1 Development Support

10.1.1.1 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

10.1.1.2 TINA-TI™ Simulation Software (Free Download)

TINA-TI $^{\text{TI}}$ simulation software is a simple, powerful, and easy-to-use circuit simulation program based on a SPICE engine. TINA-TI simulation software is a free, fully-functional version of the TINA $^{\text{TI}}$ software, preloaded with a library of macromodels, in addition to a range of both passive and active models. TINA-TI simulation software provides all the conventional dc, transient, and frequency domain analysis of SPICE, as well as additional design capabilities.

Available as a free download from the Design tools and simulation web page, TINA-TI simulation software offers extensive post-processing capability that allows users to format results in a variety of ways. Virtual instruments offer the ability to select input waveforms and probe circuit nodes, voltages, and waveforms, creating a dynamic quick-start tool.

Note

These files require that either the TINA software or TINA-TI software be installed. Download the free TINA-TI simulation software from the TINA-TI™ software folder.

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Comprehensive Error Calculation for Instrumentation Amplifiers application note
- Texas Instruments, Importance of Input Bias Current Return Paths in Instrumentation Amplifier Applications application note

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.5 Trademarks

TINA-TI[™] and TI E2E[™] are trademarks of Texas Instruments.

TINA[™] is a trademark of DesignSoft, Inc.

PhotoMOS® is a registered trademark of Panasonic Electric Works Europe AG.

PSpice® is a registered trademark of Cadence Design Systems, Inc.

All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 30-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
		1/0=11				5 110 0 0	(6)				
INA851RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA851	Samples
INA851RGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA851	Samples
XINA851RGTR	ACTIVE	VQFN	RGT	16	3000	TBD	Call TI	Call TI	-40 to 85		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

www.ti.com 30-Oct-2022


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Oct-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA851RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
INA851RGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 31-Oct-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA851RGTR	VQFN	RGT	16	3000	367.0	367.0	35.0
INA851RGTT	VQFN	RGT	16	250	210.0	185.0	35.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated