

SINGLE PHASE SYNCHRONOUS BUCK PWM CONTROLLER







## **Description**

The AP3585 is a synchronous-rectified buck controller specifically designed to operate from 4.5V to 13.2V supply voltage and deliver high-quality output voltage as low as 0.6V. This device operates at a fixed 300kHz frequency and provides an optimal level of integration to reduce size and cost of the power supply.

This controller integrates internal MOSFET drivers that support 12V+12V bootstrapped voltage for high-efficiency power conversion. The bootstrap diode is built-in to simplify the circuit design and minimize external part count.

This controller provides single feedback loop, voltage-mode control with fast transient response. The error amplifier features a 10MHz gain-bandwidth product and 6V/µs slew rate which enables high converter bandwidth for fast transient performance.


Other features include internal soft-start, under voltage protection, over current protection and shutdown function. With aforementioned functions, this part provides customers a compact, high efficiency, well-protected and cost-effective solutions.

The AP3585 is available in SO-8 and SO-8EP packages.

## **Pin Assignments**

## 

SO-8 (M Package)



SO-8EP (MP Package)

### **Features**

- Supply Voltage: 4.5V to 13.2V
  V<sub>IN</sub> Input Range: 3V to 13.2V
  0.6V to 82% of V<sub>IN</sub> Output Range
  Internal Reference: 0.6V
- Simple Single-loop Control Voltage-mode PWM Control Duty Cycle: 0% to 82%
   Fast Transient Response
- 10MHz High-bandwidth Error Amplifier with 6V/µs Slew Rate
- Fixed Oscillator Frequency: 300kHz
- Lossless, Programmable Over Current Protection (Uses Lower MOSFET RDS(ON))
- Start-up into Pre-biased Load
- Built-in Thermal Shutdown
- Built-in Soft-start
- Over Current Protection
- Over Voltage Protection
- Under Voltage Protection
- Integrated Boot Diode
- Totally Lead-free & Fully RoHS Compliant (Note 1 & 2)
- Halogen- and Antimony-Free. "Green" Device (Note 3)

# **Applications**


- Subsystem Power Supplies
  PCI, AGP, Graphics Cards, Digital TV
  SSTL-2 and DDR/2/3 SDRAM Bus Termination Supply
- Cable Modems, Set Top Boxes, and DSL Modems
- Industrial Power Supplies and General Purpose Supplies

Notes: 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.

- See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
  Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and</li>
- 3. Halogen- and Antimony-free Green products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.



## **Typical Applications Circuit**




## **Pin Descriptions**

Pin Number						
SO-8	SO-8EP	Pin Name	Function			
1	1	воот	Bootstrap pin. Connect a bootstrap capacitor from this pin to PHASE for creating a BOOT voltage suitable to drive a standard N-Channel MOSFET			
2	2	UGATE	Upper-gate drive pin. Connect this pin to the upper MOSFET gate providing the gate drive. This pin is monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off			
3	3	GND	Ground for the IC. All voltage levels are measured with respect to this pin. Connect this pin directly to the low side MOSFET source and ground plane with the lowest impedance. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation			
4	4 4		Low-side Gate Driver Output and Over-Current Setting Input. This pin is the gate driver for low-side MOSFET. It is also used to set the maximum inductor current. Refer to the section in "Function Description" for detail			
5	5	VCC	Bias supply pin. Provides a 4.5V to 13.2V bias supply for the chip from this pin. The pin should be bypassed with a capacitor to GND			
6	6	FB	Feedback pin. This pin is the inverting input of the internal error amplifier. Use FB pin, in combination with the COMP pin, to compensate the voltage control feedback loop of the converter. A resistor divider from output to GND is used to set the output voltage			
7	7	COMP/EN	Compensation and disable pin. This pin is the output of the Error Amplifier. Pull COMP pin low will shut down the IC			
8	8	PHASE	This pin connects to the source of the upper MOSFET and the drain of the lower MOSFET. This pin is also monitored by the adaptive shoot-through protection circuitry to determine when the upper MOSFET has turned off			
	9	Exposed Pad	Exposed Pad as ground pin			



# **Functional Block Diagram**







## **Absolute Maximum Ratings** (Note 4)

Symbol	Parameter		Unit		
V <sub>CC</sub>	Supply Input Voltage	-0.3 to 15		V	
V <sub>BOOT-PHASE</sub>	BOOT to PHASE Voltage	-C	-0.3 to 15		
V	LICATE to DUACE Voltage	DC	-0.3 to V <sub>BOOT-PHASE</sub> +0.3	V	
V <sub>UGATE</sub>	UGATE to PHASE Voltage	<200ns	-5 to V <sub>BOOT-PHASE</sub> +5	V	
V	DLIACE to CND Voltage	DC	-0.3 to 15	V	
V <sub>PHASE</sub>	PHASE to GND Voltage	<200ns	-5 to 30	V	
V	LCATE to CND Voltage	DC	-0.3 to V <sub>CC</sub> +0.3	V	
V <sub>L</sub> GATE	LGATE to GND Voltage	<200ns	-5 to V <sub>CC</sub> +5	V	
-	Other Pin Voltage		0.3 to 6	V	
D	Power Dissipation	SO-8	0.87	w	
P <sub>D</sub>	Power Dissipation	SO-8EP	1.43	VV	
0	Thermal Resistance (Junction to Ambient)	SO-8	115	ºC/W	
θ <sub>JA</sub>	Thermal nesistance (Junction to Ambient)	SO-8EP	70	-0/00	
0	Thermal Resistance (Junction to Case)	SO-8	22	ºC/W	
θЈС	Thermal nesistance (Junction to Case)	SO-8EP	22	-0/٧٧	
TJ	Operating Junction Temperature	-40 to +125		°C	
T <sub>STG</sub>	Storage Temperature -65 to +150		5 to +150	ºC	
T <sub>LEAD</sub>	Lead Temperature (Soldering, 10 sec)	+260		ºC	
-	ESD (Human Body Model) (Note 5)	2000		V	
-	ESD (Machine Model) (Note 5)	200		V	

Notes:

- 4. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.
- 5. Devices are ESD sensitive. Handling precaution is recommended.

# **Recommended Operating Conditions**

Symbol	Parameter	Min	Max	Unit
Vcc	Supply Input Voltage	4.5	13.2	V
T <sub>A</sub>	Operating Ambient Temperature	-40	+85	°C








## Electrical Characteristics (V<sub>CC</sub>=12V, T<sub>A</sub>=+25°C, unless otherwise specified.)


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
SUPPLY INPU				- 71		
Icc	Supply Current	UGATE and LGATE Pins Open; Switching	-	5	_	mA
I <sub>CC_Q</sub>	Quiescent Supply Current	V <sub>FB</sub> =V <sub>REF</sub> +0.1V, No Switching	-	4	-	mA
V <sub>IN</sub>	Power Input Voltage	-	3.0	/-	13.2	V
POWER ON RI	ESET					
V <sub>POR</sub>	V <sub>CC</sub> Rising Threshold	V <sub>CC</sub> Rising	4.0	4.2	4.4	V
V <sub>POR_HYS</sub>	V <sub>CC</sub> Threshold Hysteresis	-		500	-	mV
OSCILLATOR						
fosc	Oscillator Frequency	-	270	300	330	kHz
ΔV <sub>OSC</sub>	Ramp Amplitude	-	-	1.4	_	V <sub>P-P</sub>
ERROR AMPL	IFIER					
G <sub>DC_OL</sub>	Open Loop DC Gain	-	55	70	_	dB
G <sub>BW</sub>	Gain-bandwidth Product	-		10	-	MHz
SR	Slew Rate	, -	3	6	-	V/µs
_	Transconductance	-	-	800	1100	μ <b>A</b> /V
_	Output Source Current	V <sub>FB</sub> <v<sub>REF</v<sub>	80	120	-	μΑ
_	Output Sink Current	V <sub>FB</sub> >V <sub>REF</sub>	80	120	_	μΑ
PWM CONTRO	OLLER GATE DRIVERS			•		
I <sub>UG_SRC</sub>	Upper Gate Source Current	V <sub>BOOT</sub> -V <sub>PHASE</sub> =12V, V <sub>BOOT</sub> -V <sub>UGATE</sub> =6V	_	-1.0	_	Α
lug_snk	Upper Gate Sink Current	VBOOT-VPHASE=12V, VBOOT-VUGATE=6V	-	1.5	-	Α
RUGATE	Upper Gate Sink Resistance	50mA Source Current	-	2	4	Ω
I <sub>LG_SRC</sub>	Lower Gate Source Current	V <sub>CC</sub> -V <sub>LGATE</sub> =6V	-	-1	-	Α
I <sub>LG_SNK</sub>	Lower Gate Sink Current	V <sub>LGATE</sub> =6V	_	1.5	_	Α
RLGATE	Lower Gate Sink Resistance	50mA Source Current	-	1	2	Ω
-	PHASE Falling to LGATE Rising Delay	V <sub>PHASE</sub> <1.2V to V <sub>LGATE</sub> >1.2V	-	50	-	ns
_	LGATE Falling to UGATE Rising Delay	VLGATE<1.2V to (VUGATE-VPHASE)>1.2V	-	50	_	ns
-	Minimum Duty Cycle	_	_	0	_	%
-//	Maximum Duty Cycle	_	75	82	89	%
REFERENCE \	OLTAGE			I		
V <sub>FB</sub>	Feedback Voltage	_	0.591	0.6	0.609	V
I <sub>FB</sub>	Feedback Bias Current	V <sub>FB</sub> =5V	-	10	50	nA
PROTECTION						
V <sub>FB UVP</sub>	Under Voltage Protection	_	0.3	0.4	0.5	V
$V_{FB\_OVP}$	Over Voltage Protection	_	-	0.8	-	V
I <sub>OPS</sub>	OC Current Source	-	19.5	21.5	23.5	μΑ
V <sub>OCP_MAX</sub>	Built-in Maximum OCP Voltage	-	_	0.3	_	V
tss	Soft-start Interval	-	-	2	_	ms
V <sub>COMP/EN</sub>	Enable Threshold	-	0.25	0.30	0.35	V
T <sub>OTSD</sub>	Thermal Shutdown	-	-	+160	-	ōС
T <sub>HYS</sub>	Thermal Shutdown Hysteresis	_	_	+20	_	ºC








# **Typical Performance Characteristics**




















## Absolute Maximum Ratings (Note 4)

## Power-on Waveform ( $V_{IN}$ =12V, $V_{OUT}$ =1.2V, $I_{OUT}$ =0A)




Time 1ms/div

# Load Transient Response (V<sub>IN</sub>=12V, V<sub>OUT</sub>=1.2V, I<sub>OUT</sub>=0A to 10A)




Time 20µs/div

# Over Current Protection (V<sub>IN</sub>=12V, V<sub>OUT</sub>=1.2V, I<sub>OUT</sub>=20A)




Time 10ms/div

### Enable Waveform (V<sub>IN</sub>=12V, V<sub>OUT</sub>=1.2V, I<sub>OUT</sub>=0A)




Time 2ms/div

# Load Transient Response (V<sub>IN</sub>=12V, V<sub>OUT</sub>=1.2V, I<sub>OUT</sub>=0A to 20A)



Time 20µs/div

# Under Voltage Protection (V<sub>IN</sub>=12V, V<sub>OUT</sub>=1.2V, I<sub>OUT</sub>=20A)



Time 20ms/div





## **Functional Descriptions**

The AP3585 is a voltage-mode single phase synchronous buck controller with embedded MOSFET drivers. This part provides complete protection functions such as over voltage protection, under voltage protection and over current protection. Inductor current information is sensed by R<sub>DS(ON)</sub> of the low side MOSFET. The over current protection threshold can be simply programmed by a resistor.

#### Power on Reset and Chip Enable

A power on reset (POR) circuitry continuously monitors the supply voltage at VCC pin. Once the rising POR threshold is exceeded, the AP3585 sets itself to active state and is ready to accept chip enable command. The rising POR threshold is typically 4.2V at VCC rising.

The COMP/EN is a multifunctional pin: control loop compensation and chip enable as shown in Figure 1. An Enable Comparator monitors the COMP/EN pin voltage for chip enable. A signal level transistor is adequate to pull this pin down to ground and shut down AP3585. A 120μA current source charges the external compensation network with 0.45V ceiling when this pin is released. If the voltage at COMP/EN pin exceeds 0.3V, the AP3585 initiates its soft start cycle.

The  $120\mu$ A current source keeps charging the COMP pin to its ceiling until the feedback loop boosts the COMP pin higher than 0.45V according to the feedback signal. The current source is cut off when  $V_{COMP}$  is higher than 0.45V during normal operation.





Figure 1. Chip Enable Function

#### **Soft Start**

A built-in Soft Start is used to prevent surge current from power supply input  $V_{IN}$  during turn-on (Referring to the Functional Block Diagram). The error amplifier is a three-input device. Reference voltage  $V_{REF}$  or the internal soft start voltage SS whichever is smaller dominates the behavior of the non-inverting inputs of the error amplifier. SS internally ramps up to 0.6V in 2ms for AP3585 after the soft start cycle is initiated. The ramp is created digitally, so there will be 100 small discrete steps. Accordingly, the output voltage will follow the SS signal and ramp up smoothly to its target level.

The SS signal keeps ramping up after it exceeds the internal 0.6V reference voltage. However, the internal 0.6V reference voltage takes over the behavior of error amplifier after SS>V<sub>REF</sub>. When the SS signal climbs to its ceiling voltage (4.2V), AP3585 claims the end of soft start cycle and enables the under voltage protection of the output voltage.

Figure 2 shows a typical start up interval for AP3585 where the COMP/EN pin has been released from a grounded (system shutdown) state. The internal 120µA current source starts charge the compensation network after the COMP/EN pin is released from ground at T1. The COMP/EN exceeds 0.3V and enables the AP3585 at T2. The COMP/EN continues ramping up the stays at 0.45V before the SS starts ramping at T3. The output voltage follows the internal SS and ramps up to its final level during T3 and T4. At T4, the reference voltage V<sub>REF</sub> takes over the behavior of the error amplifier as the internal SS crosses V<sub>REF</sub>. The internal SS keeps ramping up and stays at 4.2V at T5, where AP3585 asserts the end of soft start cycle.






Figure 2. Soft Start Behavior of AP3585





## Functional Descriptions (Cont.)

### **Power Input Detection**

The AP3585 detects PHASE voltage for the present of power input  $V_{IN}$  when UGATE turns on the first time. If the PHASE voltage does not exceed 2.0V when UGATE turns on, AP3585 asserts that  $V_{IN}$  is not ready and stops the soft start cycle. However, the internal SS continues ramping up to  $V_{DD}$ . Another soft start is initiated after SS ramps up to  $V_{DD}$ . The hiccup period is about 1ms. Figure 3 shows the start-up waveform where  $V_{IN}$  does not present initially.




Figure 3. Soft Start Where V<sub>IN</sub> Does Not Present Initially

#### **Over Current Protection (OCP)**

A resistor  $R_{OCSET}$  connected from LGATE pin sets the threshold. An internal current source  $I_{OC}(21.5\mu A$  typically), flowing through  $R_{OCSET}$  determines the OCP trigger point, which can be calculated using the following equation:

$$I_{LIMIT} = \frac{2 \times I_{OCSET} \times R_{OCSET}}{R_{DS(ON)} \text{ of the low side MOSFET}}$$

Because the R<sub>DS(ON)</sub> of MOSFET increases with temperature, it is necessary to take this thermal effect into consideration in calculating OCP point.

When OCP is triggered, both UGATE and LGATE will go low to stop the energy transfer to the load. Controller will try to restart in a hiccupped way. Figure 4 shows the hiccupped over current protection. Only four times of hiccup is allowed in over current protection. If over current condition still exists after four times of hiccup, controller will be latched.




Figure 4. Hiccupped Over Current Protection

#### Over Voltage Protection (OVP)

The feedback voltage is continuously monitored for over voltage protection. When OVP is triggered, LGATE will go high and UGATE will go low to discharge the output capacitor.

The AP3585 provides full-time over voltage protection whenever soft start completes or not. The typical OVP threshold is 137.5% of the internal reference voltage V<sub>REF</sub>. AP3585 provides non-latched OVP. The controller will return to normal operation if over voltage condition is removed.

#### **Under Voltage Protection (UVP)**

The feedback voltage is also monitored for under voltage protection. The under voltage protection has 15µs triggered delay. When UVP is triggered, both UGATE and LGATE will go low. Unlike OCP, UVP is not a latched protection; controller will always try to restart in a hiccupped way.

#### Thermal Shutdown

If the junction temperature of the device reaches the thermal shutdown limit of 160°C, the PWM and the oscillator are turned off and UGATE and LGATE are driven low, turning off both MOSFETs. When the junction cools to the required level (140°C nominal), the PWM initiates soft start as during a normal power-up cycle.





## Functional Descriptions (Cont.)

#### **Output Voltage Selection**

The output voltage can be programmed to any level between the 0.6V internal reference to the 82% of V<sub>IN</sub> supply. The lower limitation of output voltage is caused by the internal reference. The upper limitation of the output voltage is caused by the maximum available duty cycle (82%). This is to leave enough time for over-current detection. Output voltage out of this range is not allowed.

A voltage divider sets the output voltage (Refer to the typical application circuit). In real applications, choose R1 in  $100\Omega$  to  $10k\Omega$  range and choose appropriate R2 according to the desired output voltage.

$$V_{OUT} = 0.6V \times \frac{R1 + R2}{R2}$$

#### **PCB Layout Considerations**


High speed switching and relatively large peak currents in a synchronous-rectified buck converter make the PCB layout a very important part of design. Switching current from one power device to another can generate voltage spikes across the impedances of the interconnecting bond wires and circuit traces. The voltage spikes can degrade efficiency and radiate noise, that results in over-voltage stress on devices. Careful component placement layout a printed circuit design can minimize the voltage spikes induced in the converter.

Follow the below layout guidelines for optimal performance of AP3585.

- 1. The turn-off transition of the upper MOSFET prior to turn-off, the upper MOSFET was carrying the full load current. During turn-off, current stops flowing in the upper MOSFET and is picked up by the low side MOSFET. Any inductance in the switched path generates a large voltage spike during the switching interval. Careful component selections, layout of the critical components, and use shorter and wider PCB traces help in minimizing the magnitude of voltage spikes.
- 2. The power components and the PWM controller should be placed firstly. Place the input capacitors, especially the high-frequency ceramic decoupling capacitors, close to the power switches. Place the output inductor and output capacitors between the MOSFETs and the load. Also locate the PWM controller near MOSFETs.
- 3. Use a dedicated grounding plane and use vias to ground all critical components to this layer. Use an immediate via to connect the component to ground plane including GND of AP3585.
- 4. Apply another solid layer as a power plane and cut this plane into smaller islands of common voltage levels. The power plane should support the input power and output power nodes. Use copper filled polygons on the top and bottom circuit layers for the PHASE node.
- 5. The PHASE node is subject to very high dV/dt voltages. Stray capacitance between this island and the surrounding circuitry tend to induce current spike and capacitive noise coupling. Keep the sensitive circuit away from the PHASE node and keep the PCB area small to limit the capacitive coupling. However, the PCB area should be kept moderate since it also acts as main heat convection path of the lower MOSFET.
- 6. The PCB traces between the PWM controller and the gate of MOSFET and also the traces connecting source of MOSFETs should be sized to carry 2A peak currents.







Diodes IC's Pb-free products with "G1" suffix in the part number, are RoHS compliant and green.

Package	Temperature Range	Part Number	Marking ID	Packing	
SO-8	-40°C to +85°C	AP3585MTR-G1	3585M-G1	4000/Tape & Reel	
SO-8EP	-40 C t0 +65 C	AP3585MPTR-G1	3585MP-G1	4000/Tape & Reel	

# **Marking Information**

₼ 3585M -G1 YWWMXX ₼ 3585 MP-G1 YWWMXX

First and Second Lines: Logo and Marking ID

Third Line: Date Code

Y: Year


WW: Work Week of Molding M: Assembly House Code XX: 7<sup>th</sup> and 8<sup>th</sup> Digits of Batch No.





# Package Outline Dimensions (All dimensions in mm(inch).)

### (1) Package Type: SO-8




Note: Eject hole, oriented hole and mold mark is optional.




# INCORPORATED


## Package Outline Dimensions (Cont.) (All dimensions in mm(inch).)

### (2) Package Type: SO-8EP






Note: Eject hole, oriented hole and mold mark is optional.



# **Suggested Pad Layout**

(1) Package Type: SO-8




Dimensions	Z	G	X	Y	E
	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)
Value	6.900/0.272	3.900/0.154	0.650/0.026	1.500/0.059	1.270/0.050





# Suggested Pad Layout (Cont.)

(2) Package Type: SO-8EP



Dimensions	Z	G	X	Y	X1	Y1	E
	(mm)/(inch)						
Value	6.900/0.272	3.900/0.154	0.650/0.026	1.500/0.059	3.600/0.142	2.700/0.106	1.270/0.050





#### **IMPORTANT NOTICE**

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
  - 1. are intended to implant into the body, or
  - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2020, Diodes Incorporated

www.diodes.com