

FEATURES

Operating frequency from 100 MHz to 4000 MHz
Digitally controlled VGA with serial and parallel interfaces
6-bit, 0.5 dB digital step attenuator
31.5 dB gain control range with ± 0.25 dB step accuracy
Gain Block Amplifier 1
 Gain: 19.2 dB at 2140 MHz
 OIP3: 40.2 dBm at 2140 MHz
 P1dB: 19.8 dBm at 2140 MHz
 Noise figure: 2.9 dB at 2140 MHz
1/4 W Driver Amplifier 2
 Gain: 14.2 dB at 2140 MHz
 OIP3: 41.1 dBm at 2140 MHz
 P1dB: 26.0 dBm at 2140 MHz
 Noise figure: 3.7 dB at 2140 MHz
Gain block, DSA, or 1/4 W driver amplifier can be first
Low quiescent current of 175 mA
The companion ADL5240 integrates a gain block with DSA

APPLICATIONS

Wireless infrastructure
Automated test equipment
RF/IF gain control

GENERAL DESCRIPTION


The **ADL5243** is a high performance, digitally controlled variable gain amplifier operating from 100 MHz to 4000 MHz.

The VGA integrates two high performance amplifiers and a digital step attenuator (DSA). Amplifier 1 (AMP1) is an internally matched gain block amplifier with 20 dB gain, and Amplifier 2 (AMP2) is a broadband 1/4 W driver amplifier that requires very few external tuning components. The DSA is 6-bit with a 31.5 dB gain control range, 0.5 dB steps, and ± 0.25 dB step accuracy. The attenuation of the DSA can be controlled using a serial or parallel interface.

The gain block and DSA are internally matched to $50\ \Omega$ at their inputs and outputs, and all three internal devices are separately biased. The separate bias allows all or part of the **ADL5243** to be used, which allows for easy reuse throughout a design. The pinout of the **ADL5243** also enables the gain block, DSA, or 1/4 W driver amplifier to be first, giving the VGA maximum flexibility in a signal chain.

The **ADL5243** consumes 175 mA and operates off a single supply ranging from 4.75 V to 5.25 V. The VGA is packaged in a thermally efficient, 5 mm \times 5 mm, 32-lead LFCSP and is fully specified for operation from -40°C to $+85^\circ\text{C}$. A fully populated evaluation board is available.

FUNCTIONAL BLOCK DIAGRAM



09431-001

Figure 1.

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	Basic Layout Connections.....	22
Applications.....	1	SPI Timing.....	23
General Description	1	ADL5243 Amplifier 2 Matching	25
Functional Block Diagram	1	ADL5243 Loop Performance.....	31
Revision History	2	Proper Driving Level for the Optimum ACLR	32
Specifications.....	3	Thermal Considerations.....	32
Absolute Maximum Ratings.....	10	Soldering Information and Recommended PCB Land Pattern	32
ESD Caution.....	10	Evaluation Board	33
Pin Configuration and Function Descriptions.....	11	Outline Dimensions	38
Typical Performance Characteristics	12	Ordering Guide	38
Applications Information	22		

REVISION HISTORY

8/12—Rev. A to Rev. B

Changes to General Description Section	1
Changes to Table 1.....	3
Changes to Table 3.....	11
Changes to Figure 3	12
Changes to Figure 33.....	17
Added Figure 47 and Figure 49, Renumbered Sequentially	19
Change to Figure 58	22
Changes to ADL5243 Amplifier 2 Matching Section, Table 8, and Table 9.....	25
Added Figure 61 and Figure 62.....	26
Changes to Figure 63 and Figure 64.....	27
Added Figure 65; Changes to Figure 66.....	28
Added Figure 67; Changes to Figure 68.....	29
Added Figure 69.....	30

Changes to ADL5243 Loop Performance Section; Added Figure 71, Figure 72, and Table 10, Renumbered Sequentially.....	31
Added Proper Driving Level for the Optimum ACLR Section and Figure 73.....	32
Changes to Evaluation Board Section and Table 11	33
Changes to Figure 75.....	34
Added Figure 76	35
Changes to Figure 77 and Figure 78.....	36
Added Figure 79	37

8/11—Rev. 0 to Rev. A

Changes to Features Section	1
-----------------------------------	---

7/11—Revision 0: Initial Version

SPECIFICATIONS

VDD = 5 V, VCC = 5 V, VCC2 = 5 V, TA = 25°C.

Table 1.

Parameter	Conditions	Min	Typ	Max	Unit
OVERALL FUNCTION Frequency Range		100	4000		MHz
AMPLIFIER 1 FREQUENCY = 150 MHz Gain vs. Frequency vs. Temperature vs. Supply Input Return Loss Output Return Loss Output 1 dB Compression Point Output Third-Order Intercept Noise Figure	Using the AMP1IN and AMP1OUT pins ±50 MHz –40°C ≤ TA ≤ +85°C 4.75 V to 5.25 V S11 S22 Δf = 1 MHz, P _{OUT} = 3 dBm/tone		18.2 ±0.97 ±0.07 ±0.03 –10.4 –8.2 18.4 29.5 2.8		dB dB dB dB dB dB dBm dBm dB
AMPLIFIER 1 FREQUENCY = 450 MHz Gain vs. Frequency vs. Temperature vs. Supply Input Return Loss Output Return Loss Output 1 dB Compression Point Output Third-Order Intercept Noise Figure	Using the AMP1IN and AMP1OUT pins ±50 MHz –40°C ≤ TA ≤ +85°C 4.75 V to 5.25 V S11 S22 Δf = 1 MHz, P _{OUT} = 3 dBm/tone		20.6 ±0.10 ±0.36 ±0.01 –17.8 –16.5 19.5 38.4 2.8		dB dB dB dB dB dB dBm dBm dB
AMPLIFIER 1 FREQUENCY = 748 MHz Gain vs. Frequency vs. Temperature vs. Supply Input Return Loss Output Return Loss Output 1 dB Compression Point Output Third-Order Intercept Noise Figure	Using the AMP1IN and AMP1OUT pins ±50 MHz –40°C ≤ TA ≤ +85°C 4.75 V to 5.25 V S11 S22 Δf = 1 MHz, P _{OUT} = 3 dBm/tone		20.8 ±0.02 ±0.32 ±0.01 –22.0 –21.6 19.6 39.6 2.7		dB dB dB dB dB dB dBm dBm dB
AMPLIFIER 1 FREQUENCY = 943 MHz Gain vs. Frequency vs. Temperature vs. Supply Input Return Loss Output Return Loss Output 1 dB Compression Point Output Third-Order Intercept Noise Figure	Using the AMP1IN and AMP1OUT pins ±18 MHz –40°C ≤ TA ≤ +85°C 4.75 V to 5.25 V S11 S22 Δf = 1 MHz, P _{OUT} = 3 dBm/tone	19.0 18.5	20.3 19.9 40.4 2.7	22.0	dB dB dB dB dB dB dBm dBm dB

Parameter	Conditions	Min	Typ	Max	Unit
AMPLIFIER 1 FREQUENCY = 1960 MHz	Using the AMP1IN and AMP1OUT pins				
Gain		19.5			dB
vs. Frequency	±30 MHz	±0.02			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±0.26			dB
vs. Supply	4.75 V to 5.25 V	±0.04			dB
Input Return Loss	S11	−13.5			dB
Output Return Loss	S22	−12.4			dB
Output 1 dB Compression Point		19.6			dBm
Output Third-Order Intercept		40.4			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 3 dBm/tone	2.9			dB
AMPLIFIER 1 FREQUENCY = 2140 MHz	Using the AMP1IN and AMP1OUT pins				
Gain		17.5	19.2	21.5	dB
vs. Frequency	±30 MHz	±0.02			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±0.26			dB
vs. Supply	4.75 V to 5.25 V	±0.05			dB
Input Return Loss	S11	−13.3			dB
Output Return Loss	S22	−12.2			dB
Output 1 dB Compression Point		17.5	19.8		dBm
Output Third-Order Intercept			40.2		dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 3 dBm/tone		2.9		dB
AMPLIFIER 1 FREQUENCY = 2630 MHz	Using the AMP1IN and AMP1OUT pins				
Gain		17.5	19.0	21.5	dB
vs. Frequency	±60 MHz	±0.03			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±0.22			dB
vs. Supply	4.75 V to 5.25 V	±0.05			dB
Input Return Loss	S11	−17.3			dB
Output Return Loss	S22	−12.3			dB
Output 1 dB Compression Point		17.5	19.5		dBm
Output Third-Order Intercept			39.5		dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 3 dBm/tone		2.9		dB
AMPLIFIER 1 FREQUENCY = 3600 MHz	Using the AMP1IN and AMP1OUT pins				
Gain		18.0			dB
vs. Frequency	±100 MHz	±0.10			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±0.05			dB
vs. Supply	4.75 V to 5.25 V	±0.12			dB
Input Return Loss	S11	−30.7			dB
Output Return Loss	S22	−9.0			dB
Output 1 dB Compression Point			18.0		dBm
Output Third-Order Intercept			34.6		dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 3 dBm/tone		3.3		dB
AMPLIFIER 2 FREQUENCY = 150 MHz	Using the AMP2IN and AMP2OUT pins				
Gain		20.8			dB
vs. Frequency	±50 MHz	±1.1			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±0.3			dB
vs. Supply	4.75 V to 5.25 V	±0.03			dB
Input Return Loss	S11	−11.0			dB
Output Return Loss	S22	−6.5			dB
Output 1 dB Compression Point			22.8		dBm
Output Third-Order Intercept			40.6		dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone		6.3		dB

Parameter	Conditions	Min	Typ	Max	Unit
AMPLIFIER 2 FREQUENCY = 450 MHz	Using the AMP2IN and AMP2OUT pins				
Gain		16.4			dB
vs. Frequency	±50 MHz	±0.5			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±0.35			dB
vs. Supply	4.75 V to 5.25 V	±0.07			dB
Input Return Loss	S11	−9.0			dB
Output Return Loss	S22	−8.0			dB
Output 1 dB Compression Point		23.2			dBm
Output Third-Order Intercept		38.1			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	6.2			dB
AMPLIFIER 2 FREQUENCY = 748 MHz	Using the AMP2IN and AMP2OUT pins				
Gain		17.5			dB
vs. Frequency	±50 MHz	±0.14			dB
Input Return Loss	S11	−14			dB
Output Return Loss	S22	−8.6			dB
Output 1 dB Compression Point		24.7			dBm
Output Third-Order Intercept		41.5			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	5.6			dB
AMPLIFIER 2 FREQUENCY = 943 MHz	Using the AMP2IN and AMP2OUT pins				
Gain		16.5			dB
vs. Frequency	±18 MHz	±0.05			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±0.39			dB
vs. Supply	4.75 V to 5.25 V	±0.10			dB
Input Return Loss	S11	−11.2			dB
Output Return Loss	S22	−8.1			dB
Output 1 dB Compression Point		25.0			dBm
Output Third-Order Intercept		43.3			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	5.3			dB
AMPLIFIER 2 FREQUENCY = 1960 MHz	Using the AMP2IN and AMP2OUT pins				
Gain		14.9			dB
vs. Frequency	±30 MHz	±0.15			dB
Input Return Loss	S11	−14			dB
Output Return Loss	S22	−7.0			dB
Output 1 dB Compression Point		26.0			dBm
Output Third-Order Intercept		39.9			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	3.73			dB
AMPLIFIER 2 FREQUENCY = 2140 MHz	Using the AMP2IN and AMP2OUT pins				
Gain		13.0	14.2	15.5	dB
vs. Frequency	±30 MHz	±0.03			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±0.50			dB
vs. Supply	4.75 V to 5.25 V	±0.09			dB
Input Return Loss	S11	−10.7			dB
Output Return Loss	S22	−8.1			dB
Output 1 dB Compression Point		26.0			dBm
Output Third-Order Intercept		41.1			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	3.7			dB

Parameter	Conditions	Min	Typ	Max	Unit
AMPLIFIER 2 FREQUENCY = 2630 MHz	Using the AMP2IN and AMP2OUT pins				
Gain		13.0			dB
vs. Frequency	±60 MHz	±0.13			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±0.56			dB
vs. Supply	4.75 V to 5.25 V	±0.09			dB
Input Return Loss	S11	−9.4			dB
Output Return Loss	S22	−8.3			dB
Output 1 dB Compression Point		24.5			dBm
Output Third-Order Intercept		40.4			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	4.1			dB
AMPLIFIER 2 FREQUENCY = 3600 MHz	Using the AMP2IN and AMP2OUT pins				
Gain		12.3			dB
vs. Frequency	±200 MHz	±1.23			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±1.05			dB
vs. Supply	4.75 V to 5.25 V	±0.07			dB
Input Return Loss	S11	−15.0			dB
Output Return Loss	S22	−11.0			dB
Output 1 dB Compression Point		26.2			dBm
Output Third-Order Intercept		36.2			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	5.5			dB
DSA FREQUENCY = 150 MHz	Using the DSAIN and DSAOUT pins, minimum attenuation				
Insertion Loss		−1.5			dB
vs. Frequency	±50 MHz	±0.12			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±0.10			dB
Attenuation Range	Between maximum and minimum attenuation states	28.8			dB
Attenuation Step Error	All attenuation states	±0.18			dB
Attenuation Absolute Error	All attenuation states	±1.35			dB
Input Return Loss		−13.5			dB
Output Return Loss		−13.3			dB
Input Third-Order Intercept	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	48.2			dBm
DSA FREQUENCY = 450 MHz	Using the DSAIN and DSAOUT pins, minimum attenuation				
Insertion Loss		−1.4			dB
vs. Frequency	±50 MHz	±0.02			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±0.12			dB
Attenuation Range	Between maximum and minimum attenuation states	30.7			dB
Attenuation Step Error	All attenuation states	±0.14			dB
Attenuation Absolute Error	All attenuation states	±0.39			dB
Input Return Loss		−17.7			dB
Output Return Loss		−17.4			dB
Input Third-Order Intercept	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	44.0			dBm
DSA FREQUENCY = 748 MHz	Using the DSAIN and DSAOUT pins, minimum attenuation				
Insertion Loss		−1.5			dB
vs. Frequency	±50 MHz	±0.02			dB
vs. Temperature	−40°C ≤ TA ≤ +85°C	±0.12			dB
Attenuation Range	Between maximum and minimum attenuation states	30.9			dB
Attenuation Step Error	All attenuation states	±0.15			dB
Attenuation Absolute Error	All attenuation states	±0.30			dB
Input Return Loss		−17.1			dB
Output Return Loss		−17.1			dB
Input Third-Order Intercept	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	44.0			dBm

Parameter	Conditions	Min	Typ	Max	Unit
DSA FREQUENCY = 943 MHz	Using the DSAIN and DSAOUT pins, minimum attenuation				
Insertion Loss		-1.6			dB
vs. Frequency	±18 MHz	±0.01			dB
vs. Temperature	-40°C ≤ TA ≤ +85°C	±0.13			dB
Attenuation Range	Between maximum and minimum attenuation states	30.9			dB
Attenuation Step Error	All attenuation states	±0.15			dB
Attenuation Absolute Error	All attenuation states	±0.28			dB
Input Return Loss		-16.0			dB
Output Return Loss		-15.9			dB
Input 1 dB Compression Point		30.5			dBm
Input Third-Order Intercept	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	50.7			dBm
DSA FREQUENCY = 1960 MHz	Using the DSAIN and DSAOUT pins, minimum attenuation				
Insertion Loss		-2.5			dB
vs. Frequency	±30 MHz	±0.04			dB
vs. Temperature	-40°C ≤ TA ≤ +85°C	±0.18			dB
Attenuation Range	Between maximum and minimum attenuation states	30.8			dB
Attenuation Step Error	All attenuation states	±0.15			dB
Attenuation Absolute Error	All attenuation states	±0.35			dB
Input Return Loss		-10.3			dB
Output Return Loss		-9.6			dB
Input 1 dB Compression Point		31.5			dBm
Input Third-Order Intercept	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	49.6			dBm
DSA FREQUENCY = 2140 MHz	Using the DSAIN and DSAOUT pins, minimum attenuation				
Insertion Loss		-2.6			dB
vs. Frequency	±30 MHz	±0.02			dB
vs. Temperature	-40°C ≤ TA ≤ +85°C	±0.19			dB
Attenuation Range	Between maximum and minimum attenuation states	30.9			dB
Attenuation Step Error	All attenuation states	±0.13			dB
Attenuation Absolute Error	All attenuation states	±0.32			dB
Input Return Loss		-9.8			dB
Output Return Loss		-9.3			dB
Input 1 dB Compression Point		31.5			dBm
Input Third-Order Intercept	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	49.6			dBm
DSA FREQUENCY = 2630 MHz	Using the DSAIN and DSAOUT pins, minimum attenuation				
Insertion Loss		-2.8			dB
vs. Frequency	±60 MHz	±0.02			dB
vs. Temperature	-40°C ≤ TA ≤ +85°C	±0.21			dB
Attenuation Range	Between maximum and minimum attenuation states	31.2			dB
Attenuation Step Error	All attenuation states	±0.18			dB
Attenuation Absolute Error	All attenuation states	±0.24			dB
Input Return Loss		-10.0			dB
Output Return Loss		-9.6			dB
Input 1 dB Compression Point		31.5			dBm
Input Third-Order Intercept	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	48.3			dBm

Parameter	Conditions	Min	Typ	Max	Unit
DSA FREQUENCY = 3600 MHz	Using the DSAIN and DSAOUT pins, minimum attenuation				
Insertion Loss		-3.0			dB
vs. Frequency	±100 MHz	±0.02			dB
vs. Temperature	-40°C ≤ TA ≤ +85°C	±0.23			dB
Attenuation Range	Between maximum and minimum attenuation states	31.7			dB
Attenuation Step Error	All attenuation states	±0.38			dB
Attenuation Absolute Error	All attenuation states	±0.35			dB
Input Return Loss		-12.3			dB
Output Return Loss		-11.7			dB
Input 1 dB Compression Point		31.0			dBm
Input Third-Order Intercept	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	46.2			dBm
DSA Gain Settling	Using the DSAIN and DSAOUT pins		36		ns
Minimum Attenuation to Maximum Attenuation			36		ns
Maximum Attenuation to Minimum Attenuation					
LOOP FREQUENCY = 150 MHz	AMP1 – DSA – AMP2, DSA at minimum attenuation				
Gain		37.4			dB
vs. Frequency	±50 MHz	±0.1			dB
Gain Range	Between maximum and minimum attenuation states	28.0			dB
Input Return Loss	S11	-10.0			dB
Output Return Loss	S22	-7.0			dB
Output 1 dB Compression Point		22.5			dBm
Output Third-Order Intercept		38.5			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	3.0			dB
LOOP FREQUENCY = 450 MHz	AMP1 – DSA – AMP2, DSA at minimum attenuation				
Gain		35.8			dB
vs. Frequency	±50 MHz	±0.43			dB
Gain Range	Between maximum and minimum attenuation states	31.0			dB
Input Return Loss	S11	-12.5			dB
Output Return Loss	S22	-6.4			dB
Output 1 dB Compression Point		23.1			dBm
Output Third-Order Intercept		37.6			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	3.1			dB
LOOP FREQUENCY = 943 MHz	AMP1–DSA–AMP2, DSA at minimum attenuation				
Gain		34.0			dB
vs. Frequency	±18 MHz	±0.10			dB
Gain Range	Between maximum and minimum attenuation states	29.3			dB
Input Return Loss	S11	-14.2			dB
Output Return Loss	S22	-10.1			dB
Output 1 dB Compression Point		25.1			dBm
Output Third-Order Intercept		42.8			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	2.9			dB
LOOP FREQUENCY = 2140 MHz	AMP1 – DSA – AMP2, DSA at minimum attenuation				
Gain		31.3			dB
vs. Frequency	±30 MHz	±0.03			dB
Gain Range	Between maximum and minimum attenuation states	32.5			dB
Input Return Loss	S11	-9.3			dB
Output Return Loss	S22	-5.4			dB
Output 1 dB Compression Point		25.3			dBm
Output Third-Order Intercept		40.0			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	3.1			dB

Parameter	Conditions	Min	Typ	Max	Unit
LOOP FREQUENCY = 2630 MHz					
Gain	AMP1 – DSA – AMP2, DSA at minimum attenuation	29.5			dB
vs. Frequency	±60 MHz	±0.56			dB
Gain Range	Between maximum and minimum attenuation states	30.0			dB
Input Return Loss	S11	–12.6			dB
Output Return Loss	S22	–5.8			dB
Output 1 dB Compression Point		24.6			dBm
Output Third-Order Intercept		39.3			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	3.1			dB
LOOP FREQUENCY = 3600 MHz					
Gain	AMP1 – DSA – AMP2, DSA at minimum attenuation	26.5			dB
vs. Frequency	±200 MHz	±1.3			dB
Gain Range	Between maximum and minimum attenuation states	33.0			dB
Input Return Loss	S11	–8.0			dB
Output Return Loss	S22	–8.0			dB
Output 1 dB Compression Point		24.7			dBm
Output Third-Order Intercept		36.0			dBm
Noise Figure	Δf = 1 MHz, P _{OUT} = 5 dBm/tone	3.7			dB
LOGIC INPUTS					
Input High Voltage, V _{INH}	CLK, DATA, LE, SEL, D0~D6	2.5			V
Input Low Voltage, V _{INL}			0.8		V
Input Current, I _{INH} /I _{INL}		0.1			μA
Input Capacitance, C _{IN}		1.5			pF
POWER SUPPLIES					
Voltage	AMP1	4.75	5.0	5.25	V
Supply Current	AMP2	89		120	mA
	DSA	86	120		mA
		0.5			mA

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage (VDD, VCC, VCC2)	6.5 V
Input Power	
AMP1IN	16 dBm
AMP2IN (50 Ω Impedance)	20 dBm
DSAIN	30 dBm
Internal Power Dissipation	1.0 W
θ _{JA} (Exposed Paddle Soldered Down)	34.8°C/W
θ _{JC} (Exposed Paddle)	6.2°C/W
Maximum Junction Temperature	150°C
Lead Temperature (Soldering, 60 sec)	240°C
Operating Temperature Range	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES
 1. NC = NO CONNECT. DO NOT CONNECT TO THIS PIN.
 2. THE EXPOSED PAD MUST BE CONNECTED TO GROUND.







09431-002



Figure 2. Pin Configuration

Table 3. Pin Function Descriptions


Pin No.	Mnemonic	Description
1, 24	VDD	Supply Voltage for DSA. Connect this pin to a 5 V supply.
2, 3, 5, 7, 8, 9, 11, 12, 13, 14, 17, 18, 20, 22, 23	NC	No Connect. Do not connect to this pin.
4	DSAIN	RF Input to DSA.
6	AMP1OUT/VCC	RF Output from Amplifier 1/Supply Voltage for Amplifier 1. Bias to Gain Block Amplifier 1 is provided through a choke to this pin when connected to VCC.
10	AMP1IN	RF Input to Gain Block Amplifier 1.
15	AMP2OUT/VCC2	RF Output from Amplifier 2/Supply Voltage for Amplifier 2. Bias to Driver Amplifier 2 is provided through a choke to this pin when connected to VCC2.
16	VBIAS	Bias for Driver Amplifier 2.
19	AMP2IN	RF Input to Amplifier 2.
21	DSAOUT	RF Output from DSA.
25	D6	Data Bit in Parallel Mode (LSB). Connect to supply in serial mode.
26	D5	Data Bit in Parallel Mode. Connect to ground in serial mode.
27	D4	Data Bit in Parallel Mode. Connect to ground in serial mode.
28	D3	Data Bit in Parallel Mode. Connect to ground in serial mode.
29	D2/LE	Data Bit in Parallel Mode/Latch Enable in Serial Mode.
30	D1/DATA	Data Bit in Parallel Mode (MSB)/Data in Serial Mode.
31	D0/CLK	Connect this pin to ground in parallel mode. This pin functions as a clock in serial mode.
32	SEL	Select Pin. For parallel mode operation, connect this pin to the supply. For serial mode operation, connect this pin to ground.
	EPAD	Exposed Paddle. The exposed paddle must be connected to ground.

TYPICAL PERFORMANCE CHARACTERISTICS







09431-012




09431-010



09431-013



09431-011



09431-014




Figure 15. AMP2–2140 MHz: Gain, P1dB, OIP3 at $P_{OUT} = 5$ dBm/Tone and Noise Figure vs. Frequency




Figure 16. AMP2–2140 MHz: Gain vs. Frequency and Temperature




Figure 17. AMP2–2140 MHz: Input Return Loss (S11), Output Return Loss (S22), and Reverse Isolation (S12) vs. Frequency




Figure 18. AMP2–2140 MHz: OIP3 at $P_{OUT} = 5$ dBm/Tone and P1dB vs. Frequency and Temperature




Figure 19. AMP2–2140 MHz: OIP3 vs. P_{OUT} and Frequency




Figure 20. AMP2–2140 MHz: Noise Figure vs. Frequency and Temperature




Figure 21. AMP2–2630 MHz: Gain, P1dB, OIP3 at $P_{OUT} = 5 \text{ dBm/Tone}$ and Noise Figure vs. Frequency




Figure 24. AMP2–2630 MHz: OIP3 at $P_{OUT} = 5 \text{ dBm/Tone}$ and P1dB vs. Frequency and Temperature




Figure 22. AMP2–2630 MHz: Gain vs. Frequency and Temperature




Figure 25. AMP2–2630 MHz: OIP3 vs. P_{OUT} and Frequency




Figure 23. AMP2–2630 MHz: Input Return Loss (S11), Output Return Loss (S22), and Reverse Isolation (S12) vs. Frequency




Figure 26. AMP2–2630 MHz: Noise Figure vs. Frequency and Temperature




Figure 27. DSA: Attenuation vs. Frequency




Figure 30. DSA: Absolute Error vs. Attenuation




Figure 28. DSA: Attenuation vs. Frequency and Temperature




Figure 31. DSA: Input Return Loss vs. Frequency, All States




Figure 29. DSA: Step Error vs. Attenuation




Figure 32. DSA: Output Return Loss vs. Frequency, All States




Figure 33. DSA: Input P1dB and Input IP3 vs. Frequency, Minimum Attenuation State




Figure 36. DSA: Phase vs. Attenuation




Figure 34. DSA: Gain Settling Time, 0 dB to 31.5 dB




Figure 37. Loop–943 MHz: Gain, P1dB, OIP3 at $P_{OUT} = 5$ dBm/Tone and Noise Figure vs. Frequency, Minimum Attenuation State




Figure 35. DSA: Gain Settling Time, 31.5 dB to 0 dB













Figure 38. Loop–943 MHz: Input Return Loss (S11), Output Return Loss (S22), and Reverse Isolation (S12) vs. Frequency, Minimum Attenuation State







09431-045



09431-046



09431-149



09431-147




Figure 50. AMP1: Gain Distribution at 2140 MHz




Figure 51. AMP1: P1dB Distribution at 2140 MHz




Figure 52. AMP1: OIP3 Distribution at 2140 MHz




Figure 53. AMP1: Noise Figure Distribution at 2140 MHz




Figure 54. AMP2: Gain Distribution at 2140 MHz




Figure 55. AMP2: P1dB Distribution at 2140 MHz




Figure 56. AMP2: OIP3 Distribution at 2140 MHz





Figure 57. AMP2: Noise Figure Distribution at 2140 MHz

APPLICATIONS INFORMATION

BASIC LAYOUT CONNECTIONS

The basic connections for operating the ADL5243 are shown in Figure 58. The schematic of AMP2 is configured for 2140 MHz operation.



09431056

Figure 58. Basic Connections

Amplifier 1 Power Supply

AMP1 in the [ADL5243](#) is a broadband gain block. The dc bias is supplied through Inductor L1 and is connected to the AMP1OUT pin. Three decoupling capacitors (C13, C14, and C25) are used to prevent RF signals from propagating on the dc lines. The dc supply ranges from 4.75 V to 5.25 V and should be connected to the VCC test pin.

Amplifier 1 RF Input Interface

Pin 10 is the RF input for AMP1 of the [ADL5243](#). The amplifier is internally matched to 50 Ω at the input; therefore, no external components are required. Only a dc blocking capacitor (C21) is required.

Amplifier 1 RF Output Interface

Pin 6 is the RF output for AMP1 of the [ADL5243](#). The amplifier is internally matched to 50 Ω at the output as well; therefore, no external components are required. Only a dc blocking capacitor (C4) is required. The bias is provided through this pin via a choke inductor, L1.

Amplifier 2 Power Supply

The collector bias for AMP2 is supplied through Inductor L2 and is connected to the AMP2OUT pin, whereas the base bias is provided through Pin 16. The base bias is connected to the same supply pin as the collector bias. Three decoupling capacitors (C3, C20, and C25) are used to prevent RF signals from propagating on the dc lines. The dc supply ranges from 4.75 V to 5.25 V and should be connected to the VCC2 test pin.

Amplifier 2 RF Input Interface

Pin 19 is the RF input for AMP2 of the [ADL5243](#). The input of the amplifier is easily matched to 50 Ω with a combination of series and shunt capacitors and a microstrip line serving as an inductor. Figure 58 shows the input matching components and is configured for 2140 MHz.

Amplifier 2 RF Output Interface

Pin 15 is the RF input for AMP2 of the [ADL5243](#). The output of the amplifier is easily matched to 50 Ω with a combination of series and shunt capacitors and a microstrip line serving as an inductor.

Table 5. SPI Timing Specifications

Parameter	Limit	Unit	Test Conditions/Comments
F _{CLK}	10	MHz	Data clock frequency
t ₁	30	ns min	Clock high time
t ₂	30	ns min	Clock low time
t ₃	10	ns min	Data to clock setup time
t ₄	10	ns min	Clock to data hold time
t ₅	10	ns min	Clock low to LE setup time
t ₆	30	ns min	LE pulse width

Additionally, bias is provided through this pin. Figure 58 shows the output matching components and is configured for 2140 MHz.

DSA RF Input Interface

Pin 4 is the RF input for the DSA of the [ADL5243](#). The input impedance of the DSA is close to 50 Ω over the entire frequency range; therefore, no external components are required. Only a dc blocking capacitor (C1) is required.

DSA RF Output Interface

Pin 21 is the RF output for the DSA of the [ADL5243](#). The output impedance of the DSA is close to 50 Ω over the entire frequency range; therefore, no external components are required. Only a dc blocking capacitor (C5) is required.

DSA SPI Interface

The DSA of the [ADL5243](#) can operate in either serial or parallel mode. Pin 32 (SEL) controls the mode of operation. For serial mode operation, connect SEL to ground, and for parallel mode operation, connect SEL to VDD. In parallel mode, Pin 25 to Pin 30 (D6 to D1) are the data bits, with D6 being the LSB. Connect Pin 31 (D0) to ground during parallel mode of operation. In serial mode, Pin 29 is the latch enable (LE), Pin 30 is the data (DATA), and Pin 31 is the clock (CLK). Pin 26, Pin 27, and Pin 28 are not used in the serial mode and should be connected to ground. Pin 25 (D6) should be connected to VDD during the serial mode of operation. To prevent noise from coupling onto the digital signals, an RC filter can be used on each data line.

SPI TIMING

SPI Timing Sequence

Figure 60 shows the timing sequence for the SPI function using a 6-bit operation. The clock can be as fast as 20 MHz. In serial mode operation, Register B5 (MSB) is first, and Register B0 (LSB) is last.

Table 4. Mode Selection Table

Pin 32 (SEL)	Functionality
Connect to Ground	Serial mode
Connect to Supply	Parallel mode




Figure 59. SPI Timing Diagram (Data Loaded MSB First)




Figure 60. SPI Timing Sequence

Table 6. DSA Attenuation Truth Table—Serial Mode

Attenuation State	B5 (MSB)	B4	B3	B2	B1	B0 (LSB)
0 dB (Reference)	1	1	1	1	1	1
0.5 dB	1	1	1	1	1	0
1.0 dB	1	1	1	1	0	1
2.0 dB	1	1	1	0	1	1
4.0 dB	1	1	0	1	1	1
8.0 dB	1	0	1	1	1	1
16.0 dB	0	1	1	1	1	1
31.5 dB	0	0	0	0	0	0

Table 7. DSA Attenuation Truth Table—Parallel Mode

Attenuation State	D1 (MSB)	D2	D3	D4	D5	D6 (LSB)
0 dB (Reference)	1	1	1	1	1	1
0.5 dB	1	1	1	1	1	0
1.0 dB	1	1	1	1	0	1
2.0 dB	1	1	1	0	1	1
4.0 dB	1	1	0	1	1	1
8.0 dB	1	0	1	1	1	1
16.0 dB	0	1	1	1	1	1
31.5 dB	0	0	0	0	0	0

ADL5243 AMPLIFIER 2 MATCHING

The AMP2 input and output of the [ADL5243](#) can be matched to $50\ \Omega$ with two or three external components and the microstrip line used as an inductor. Table 8 lists the required matching components values. All capacitors are Murata GRM155 series (0402 size), and Inductor L2 is a Coilcraft® 0603CS series (0603 size). For all frequency bands, the placement of Capacitors C22, C26, and C28 is critical.

Table 9 lists the recommended component spacing of C22, C26, and C28 for the various frequencies. The placement of R12 and C27 is fixed for the matching network on evaluation board and

the spacing is 153 mils and 25 mils respectively. The component spacing is referenced from the center of the component to the edge of the package. Figure 61 to Figure 69 show the graphical representation of the matching network. It is recommended to configure a RC feedback network and bias the AMP2 input through external R for optimal performance at-frequency bands less than 500 MHz as shown at Figure 61 and Figure 62. In this case, VBIAS pin must be left open.

Table 8. Component Values on Evaluation Board

Frequency	C27	C26	C28	C8	C22	C23	L2	R10	R20 ¹	R12	R16	R15	C10	R31	R30
150 MHz	2.7n H	1.5 pF	N/A	1500 pF	0.5 pF	4700 pF	390 nH	21 Ω	N/A	22 nH	3.16 k Ω	750 Ω	1 nF	0 Ω	N/A
450 MHz	0 Ω	N/A	5.1pF	1000 pF	0.5 pF	1000 pF	110 nH	21 Ω	5.6 Ω	3.9 nH	3.16 k Ω	750 Ω	1 nF	0 Ω	N/A
748 MHz	0 Ω	N/A	5.1 pF	12 pF	1.3 pF	18 pF	56 nH	18 Ω	5.6 Ω	3.9 nH	N/A	N/A	N/A	N/A	0 Ω
943 MHz	0 Ω	3.9 pF	N/A	6 pF	1.3 pF	100 pF	56 nH	18 Ω	N/A	3.3 nH	N/A	N/A	N/A	N/A	0 Ω
1960 MHz	2.7 pF	N/A	1.0 pF	10 pF	1.0 pF	20 pF	9.5 nH	0 Ω	N/A	0 Ω	N/A	N/A	N/A	N/A	0 Ω
2140 MHz	2.2 pF	N/A	1.8 pF	10 pF	1.0 pF	10 pF	9.5 nH	0 Ω	N/A	0 Ω	N/A	N/A	N/A	N/A	0 Ω
2350 MHz	3.3 pF	1.6 pF	1.5 K Ω	10 pF	1.0 pF	20 pF	9.5 nH	0 Ω	N/A	0 Ω	N/A	N/A	N/A	N/A	0 Ω
2630 MHz	2.7 pF	1.1 pF	1.5 K Ω	10 pF	1.3 pF	20 pF	9.5 nH	0 Ω	N/A	0 Ω	N/A	N/A	N/A	N/A	0 Ω
3600 MHz	1.0 pF	1.5 K Ω	1.2 pF	10 pF	1.2 pF	20 pF	9.5 nH	0 Ω	N/A	1.0 nH	N/A	N/A	N/A	N/A	0 Ω

¹ R20 is not reserved on the evaluation board.

Table 9. Component Spacing on Evaluation Board

Frequency	C26 : λ_1 (mils)	C28 : λ_2 (mils)	C22 : λ_3 (mils)
150 MHz	213	N/A	408
450 MHz	N/A	230	485
748 MHz	N/A	315	201
943 MHz	236	N/A	394
1960 MHz	N/A	366	244
2140 MHz	N/A	366	244
2350 MHz	153	195	244
2630 MHz	126	161	240
3600 MHz	342	366	106





Figure 61. AMP2: Matching Circuit at 150 MHz

09431-161



09431-162

Figure 62. AMP2: Matching Circuit at 450 MHz





Figure 63. AMP2: Matching Circuit at 748 MHz

09431-051



09431-052

Figure 64. AMP2: Matching Circuit at 943 MHz




Figure 65. AMP2: Matching Circuit at 1960 MHz

09431-165




Figure 66. AMP2: Matching Circuit at 2140 MHz

09431-064




Figure 67. AMP2: Matching Circuit at 2350 MHz

09431-167




Figure 68. AMP2: Matching Circuit at 2630 MHz

09431-065




Figure 69. AMP2: Matching Circuit at 3600 MHz

09431-169

ADL5243 LOOP PERFORMANCE

The typical configuration of the ADL5243 is to connect in AMP1-DSA-AMP2 mode, as shown in Figure 70. Because AMP1 and DSA are broadband in nature and internally matched, only an ac coupling capacitor is required between them. The AMP2 is externally matched for each frequency band of operation, and these matching elements should be placed between the DSA and AMP2 and at the output of AMP2. Matching circuits for AMP2 are shown in Figure 61 through Figure 69. This works well in a loop in each case but matching circuits between the DSA and AMP2 requires slight retuning, such as adding a shunt capacitor at the DSA output or changing the location of a shunt capacitor for optimum performance in a loop at certain frequency bands. Figure 71 and Figure 72 show the retuned matching circuits from Figure 66 and Figure 69 at 2140 MHz and 3600 MHz, respectively.

Figure 37 to Figure 45 show the performance of the ADL5243 when connected in a loop for the three primary frequency bands of operation, namely 943 MHz, 2140 MHz, and 2630 MHz.

Table 10. Component Spacing in a Loop on Evaluation Board

Frequency	C26: λ_1 (mils)	C28: λ_2 (mils)	C22: λ_3 (mils)	C11: λ_4 (mils)
2140 MHz	N/A	366	244	122
3600 MHz	126	342	106	N/A




Figure 70. ADL5243 Loop Block Diagram

09431-067




Figure 71. ADL5243 Matching Circuit at 2140 MHz in a Loop

09431-171




Figure 72. ADL5243 Matching Circuit at 3600 MHz in a Loop

09431-172

PROPER DRIVING LEVEL FOR THE OPTIMUM ACLR

It is usually required to drive the amplifier as high as possible in order to maximize output power. However, properly driving AMP1 and AMP2 at the ADL5243 is required to achieve optimum ACLR performance. Once output power approaches P1dB and OIP3, there is ACLR degradation. The driving level of amplifier with a modulated signal should be backed off properly from P1dB by at least the amount of a signal crest factor for optimum ACLR. So assuming a gain and P1dB of AMP1 at 2140 MHz are 19 dB and 19 dBm respectively, the output power, which is backed off by 11 dB crest factor at the modulated signal case, is 8 dBm. Therefore, the proper input driving level should be under -11 dBm.




Figure 73. Single Carrier WCDMA Adjacent Channel Power Ratio vs. Input Power at AMP1 and AMP2, 2140 MHz

THERMAL CONSIDERATIONS

The ADL5243 is packaged in a thermally efficient, 5 mm × 5 mm, 32-lead LFCSP. The thermal resistance from junction to air (θ_{JA}) is 34.8°C/W. The thermal resistance for the product was extracted assuming a standard 4-layer JEDEC board with 25 copper platter thermal vias. The thermal vias are filled with conductive copper paste, AE3030, with a thermal conductivity of 7.8 W/mk and thermal expansion as follows: α_1 of $4 \times 10^{-5}/^{\circ}\text{C}$ and α_2 of $8.6 \times 10^{-5}/^{\circ}\text{C}$. The thermal resistance from junction to case (θ_{JC}) is 6.2°C/W, where case is the exposed pad of the lead frame package.

For the best thermal performance, it is recommended to add as many thermal vias as possible under the exposed pad of the LFCSP. The above thermal resistance numbers assume a minimum of 25 thermal vias arranged in a 5 × 5 array with a via diameter of 13 mils, via pad of 25 mils, and pitch of 25 mils. The vias are plated with copper, and the drill hole is filled with a conductive copper paste. For optimal performance, it is recommended to fill the thermal vias with a conductive paste of equivalent thermal conductivity, as mentioned above, or use an external heat sink to dissipate the heat quickly without affecting the die junction temperature. It is also recommended to extend the ground pattern as shown in Figure 74 to improve thermal efficiency.

SOLDERING INFORMATION AND RECOMMENDED PCB LAND PATTERN

Figure 74 shows the recommended land pattern for the ADL5243. To minimize thermal impedance, the exposed paddle on the 5 mm × 5 mm LFCSP package is soldered down to a ground plane. To improve thermal dissipation, 25 thermal vias are arranged in a 5 × 5 array under the exposed paddle. If multiple ground layers exist, they should be tied together using vias. For more information on land pattern design and layout, see the AN-772 Application Note, *A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP)*.




Figure 74. Recommended Land Pattern

EVALUATION BOARD

The schematic of the ADL5243 evaluation board is shown in Figure 75. All RF traces on the evaluation board have a characteristic impedance of $50\ \Omega$ and are fabricated from Rogers3003 material. The traces are CPWG with a width of 25 mils, spacing of 20 mils, and dielectric thickness of 10 mils. The input and output to the DSA and amplifier should be ac-coupled with capacitors of an appropriate value to ensure broadband performance. The bias to AMP1 is provided through a choke connected to the AMP1OUT pin and, similarly, bias to AMP2 is provided through a choke connected to the AMP2OUT pin. Bypassing capacitors are recommended on all supply lines to minimize RF coupling. The DSA and the amplifiers can be individually biased or connected to the VDD plane through Resistors R1, R2, and R11. The schematic of AMP2 on evaluation board is configured for 2140 MHz operation.

When configuring the ADL5243 evaluation board in the AMP1-DSA-AMP2 loop, remove Capacitors C1, C4, C5, and C8 and remove Resistor R10. Place 10 pF in place of C24 and C6, and $0\ \Omega$ in place of R32 and R33. If needed, placing a shunt capacitor (1.3 pF) at the output of the DSA improves the output return loss of this loop as described at the [ADL5243 Loop Performance section](#).

Table 11. Evaluation Board Configurations Options

Component	Function	Default Value
C1, C5	AC coupling caps for DSA.	C1, C5 = 10 pF
C4, C21	AC coupling capacitors for AMP1.	C4, C21 = 10 pF
C13, C14, C15	Power supply bypassing capacitors for AMP1. Capacitor C15 should be closest to the device.	C13 = 10 μ F C14 = 10 nF C15 = 10 pF
L1	The bias for AMP1 comes through L1 when connected to a 5 V supply. L1 should be high impedance for the frequency of operation, while providing low resistance for the dc current.	L1 = 33 nH
C8	AMP2 input ac coupling capacitor.	C8 = 10 pF
C23	AMP2 output ac coupling capacitor.	C23 = 10 pF
C22	AMP2 shunt output tuning capacitor.	C22 = 1.0 pF at 244 mils from edge of package
C26	AMP2 shunt input tuning capacitor.	DNP
C27	AMP2 series input tuning capacitor.	C27 = 2.2 pF
C28	AMP2 shunt input tuning capacitor.	C28 = 1.8 pF at 366 mils from edge of package
C3, C25, C20	Power supply bypassing capacitors for AMP2. Capacitor C3 should be closest to the device.	C3 = 10 pF C25 = 10 nF C20 = 10 μ F
L2	The bias for AMP2 comes through L2 when connected to a 5 V supply. L2 should be high impedance for the frequency of operation, while providing low resistance for the dc current.	L2 = 9.5 nH
C17	Power supply bypassing capacitor for DSA.	C17 = 0.1 μ F
R10, R12	Placeholder for the series component for the other frequency band.	R10, R12 = $0\ \Omega$
C6, C24, R32, R33	Replace with capacitors and resistors to connect the device in a loop.	C6, C24, R32, R33 = open
R1, R2, R11	Resistors to connect the supply for the amplifier and the DSA to the same VDD plane.	R1, R2 = open
S1	Switch to change between serial and parallel mode operation; connect to a supply for parallel mode and to ground for serial mode operation.	3-pin rocker

On the digital signal traces, provisions for an RC filter are made to clean any potential coupled noise. In normal operation, series resistors are $0\ \Omega$ and shunt resistors and capacitors are open.

The evaluation board is designed to control DSA in either parallel or serial mode by connecting the SEL pin to the supply or ground by a switch.

For adjusting attenuation at DSA, the ADL5243 can be programmed in two ways: through the on-board USB interface from a PC USB port, or through an SDP board, which will become the Analog Devices common control board in the future. The on-board USB interface circuitry of the evaluation board is powered directly by the PC. USB based programming software is available to download from the [ADL5243 product page](#) at www.analog.com. Figure 71 shows the window of the programming software where the user selects serial or parallel mode for the attenuation adjustment at DSA. The selection of the mode in the window should match the mode of the evaluation board switch.

It is highly recommended to refer the evaluation board layout for the optimal and stable performance of each block as well as for the improvement of thermal efficiency.




Figure 75. ADL5243 Evaluation Board




Figure 76. USB/SDP Interface Circuitry on the Customer Evaluation Board




Figure 77. Evaluation Board Layout—Top

09431-070




Figure 78. Evaluation Board Layout—Bottom

09431-071





Figure 79. Evaluation Board Control Software

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-VHHD-2

Figure 80. 32-Lead Lead Frame Chip Scale Package [LFCSP_VQ]

5 mm × 5 mm Body, Very Thin Quad

(CP-32-3)

Dimensions shown in millimeters

05-23-2012A

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADL5243ACPZ-R7	-40°C to +85°C	32-Lead Lead Frame Chip Scale Package LFCSP_VQ	CP-32-3
ADL5243-EVALZ		Evaluation Board	

¹ Z = RoHS Compliant Part.

NOTES

NOTES