

# 450 MHz to 2800 MHz, DPD RFIC with Integrated Fractional-N PLL and VCO

# Data Sheet **[ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf)**

# <span id="page-0-0"></span>**FEATURES**

**DPD receiver with integrated fractional-N PLL RF input frequency range: 450 MHz to 2800 MHz Internal LO input frequency range: 450 MHz to 2800 MHz Dual RF inputs with SPDT absorptive RF switches Integrated RF balun for single-ended 50 Ω input Integrated VCO to cover complete RF input range Digital programmable LO phase offset and dc nulling Programmable via 4-wire SPI 56-lead, 8 mm × 8 mm LFCSP**

# <span id="page-0-1"></span>**APPLICATIONS**

**Cellular W-CDMA/GSM/LTE DPD receivers Microwave, point to point radios** 

# <span id="page-0-2"></span>**GENERAL DESCRIPTION**

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) is a highly integrated, dual radio frequency (RF) input, zero intermediate frequency (IF)/low IF RFIC receiver with a quadrature demodulator, digital step attenuator (DSA), IF linear amplifiers, an integrated, fractional-N phase-locked loop (PLL), and a low phase noise, multicore, voltage controlled oscillator (VCO). The RFIC is ideally suited for communication digital predistortion (DPD) systems.

The high isolation 2:1 RF switch and on-chip wideband RF balun enable th[e ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) to support two single-ended, 50  $\Omega$ terminated RF inputs. A programmable attenuator ensures an optimal differential RF input level to the high linearity demodulator core. The integrated attenuator offers an attenuation range of 15 dB with a step size of 1 dB. High linearity IF amplifiers follow the demodulator and provide an interface to the next component in the chain, typically an analog-to-digital converter (ADC).

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) offers two alternatives for generating the differential local oscillator (LO) input signal: internally via the on-chip fractional-N synthesizer with low phase noise VCOs or externally via a low phase noise LO signal. The integrated synthesizer enables continuous LO coverage from 450 MHz to 2800 MHz. The PLL reference input supports a wide frequency range and includes integrated reference dividers before the phase frequency detector (PFD).

When selected, the output of the internal fractional-N synthesizer is applied to a divide by 2, quadrature phase splitter. From the external LO path, a  $2 \times$  LO signal can be used with the divide by 2, quadrature phase splitter to generate the quadrature LO inputs to the mixers.

Th[e ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) is fabricated using an advanced silicon germanium (SiGe), bipolar complementary metal oxide semiconductor (BiCMOS) process. It is available in a 56-lead, RoHS compliant, 8 mm × 8 mm LFCSP package with an exposed pad. Performance is specified over the −40°C to +105°C case temperature range.

<span id="page-0-3"></span>

## **FUNCTIONAL BLOCK DIAGRAM**

#### **Rev. A [Document Feedback](https://form.analog.com/Form_Pages/feedback/documentfeedback.aspx?doc=ADRF6821.pdf&product=ADRF6821&rev=A)**

**Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.**

**One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2017–2018 Analog Devices, Inc. All rights reserved. [Technical Support](http://www.analog.com/en/content/technical_support_page/fca.html) [www.analog.com](http://www.analog.com/)** 

# **TABLE OF CONTENTS**



# <span id="page-1-0"></span>**REVISION HISTORY**



5/2017-Revision 0: Initial Version



# <span id="page-2-0"></span>SPECIFICATIONS

All supply pins = 3.3 V,  $T_A = 25^{\circ}$ C, low-side LO injection, internal LO, minimum attenuation setting (DSA setting of 0 dB), MIXER\_GAIN\_PEAK = 0, common-mode voltage (VcM) = 1.6 V, 25  $\Omega$  matching resistors on I/Q differential outputs, unless otherwise noted. All losses from input and output traces and baluns are de-embedded from results.



<sup>1</sup> For LO output power setting, see th[e LO Generation Block](#page-20-5) section.

<sup>2</sup> f<sub>LO</sub> means LO frequency.

<sup>3</sup> See th[e Applications Information](#page-24-0) section for the supply circuit design.

# <span id="page-3-0"></span>**SYSTEM SPECIFICATIONS**

All supply pins = 3.3 V,  $T_A$  = 25°C, internal LO, minimum attenuation setting (DSA setting of 0 dB), MIXER\_GAIN\_PEAK = 0, V<sub>CM</sub> = 1.6 V, 25  $\Omega$  matching resistors on I/Q differential outputs, unless otherwise noted. All losses from input and output traces and baluns are de-embedded from results.

### **Table 2.**



# Data Sheet **ADRF6821**



# <span id="page-4-0"></span>**DSA AND RF INPUT SWITCH SPECIFICATIONS**

All supply pins = 3.3 V,  $T_A$  = 25°C, internal LO, minimum attenuation setting (DSA setting of 0 dB), MIXER\_GAIN\_PEAK = 0, V<sub>CM</sub> = 1.6 V, 25 Ω matching resistors on I/Q differential outputs, unless otherwise noted. All losses from input and output traces and baluns are de-embedded from results.

#### **Table 3.**



# <span id="page-5-0"></span>**PLL/VCO SPECIFICATIONS**

All supply pins = 3.3 V, T<sub>A</sub> = 25°C, reference frequency ( $f_{REF}$ ) = 122.88 MHz,  $f_{REF}$  power = 10 dBm, PFD frequency ( $f_{PFD}$ ) = 30.72 MHz, and loop filter BW = 20 kHz, unless otherwise noted.



# <span id="page-6-1"></span>Data Sheet **[ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf)**



<sup>1</sup> Auxiliary LO output measurements are performed under a daisy-chain configuration with anothe[r ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) device. Measurements are taken from the auxiliary LO output of the daisy chaine[d ADRF6821.](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) 

# <span id="page-6-0"></span>**DIGITAL LOGIC SPECIFICATIONS**

The following specifications are for all digital inputs.

**Table 5.** 



# <span id="page-7-0"></span>**SERIAL PERIPHERAL INTERFACE (SPI) TIMING SPECIFICATIONS**

## <span id="page-7-2"></span>**Table 6.**



# **SPI Timing Diagram**

<span id="page-7-1"></span>

Figure 2. SPI Write (MSB First), 16-Bit Instruction, Timing Measurements

# <span id="page-8-0"></span>ABSOLUTE MAXIMUM RATINGS

#### **Table 7.**



Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

## <span id="page-8-1"></span>**THERMAL RESISTANCE**

Thermal performance is directly linked to printed circuit board (PCB) design and operating environment. Careful attention to PCB thermal design is required.

Typical  $\theta_{JA}$  and  $\theta_{JC}$  are specified vs. the number of PCB layers. The use of appropriate thermal management techniques is recommended to ensure the maximum junction temperature does not exceed the limits shown i[n Table 8.](#page-8-3)

#### <span id="page-8-3"></span>**Table 8. Thermal Resistance**



<sup>1</sup> The maximum junction temperature of 125°C cannot be exceeded.

<sup>2</sup> Per JEDEC JESD51-12.

<sup>3</sup> For nonstandardized testing where the paddle of the device is directly connected to a cold plate. This approach can be useful to estimate junction temperature when the exact paddle temperature is known in the application.

### <span id="page-8-2"></span>**ESD CAUTION**



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

# <span id="page-9-0"></span>PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration



## **Table 9. Pin Function Descriptions**



# <span id="page-11-0"></span>TYPICAL PERFORMANCE CHARACTERISTICS

All supply pins = 3.3 V, TA = 25°C, high-side LO injection for LO frequencies less than or equal to 1 GHz and equal to 2.8 GHz, low-side LO injection for frequencies between 1 GHz and 2.8 GHz, internal LO, minimum attenuation setting (DSA setting of 0 dB), MIXER\_GAIN\_ PEAK = 0, V<sub>CM</sub> = 1.6 V, and 25 Ω matching resistors on I/Q differential outputs, unless otherwise noted. For linearity measurements, a tone spacing of 75 MHz is used, unless otherwise noted. All losses from input and output traces and baluns are de-embedded from results.





Figure 6. Gain Flatness vs. IF Frequency, Fixed LO Frequency of 2000 MHz, 280 MHz IF Frequency Window



Figure 7. Gain Flatness vs. IF Frequency, Fixed LO Frequency of 2000 MHz, 75 MHz IF Frequency Window



Figure 8. Gain Flatness vs. IF Frequency for Various LOs, 75 MHz (Left Axis) and 280 MHz (Right Axis) IF Frequency Window



# Data Sheet **[ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf)**



Figure 10. Output P1dB vs. IF Frequency, RF Sweep with Fixed LO, Various LO Frequency



Figure 11. Output P1dB vs. Common-Mode Voltage ( $V_{CM}$ ), IF = 100 MHz



Figure 12. Output IP3 vs. LO Frequency, Measured on −10 dBm for Each Tone at the IF Output for Various Temperature



Figure 13. Output IP3 vs. LO Frequency, Measured on −10 dBm for Each Tone at the IF Output for Various MIXER\_GAIN\_PEAK (Register 0x003A, Bits[1:0]) Settings



Figure 14. Output IP3 vs. LO Frequency for Various DSA Settings, Measured on −10 dBm for Each Tone at the IF Output



Figure 15. Output IP3 vs. IF Frequency for Various LO Frequencies, Measured on −10 dBm for Each Tone at the IF Output, Low Side LO for 1 GHz

# [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) Data Sheet



Figure 16. Output IP2 vs. LO Frequency for Various MIXER\_GAIN\_PEAK (Register 0x003A, Bits[1:0]) Settings



Figure 17. Output IP2 vs. LO Frequency, Measured on −10 dBm for Each Tone at the IF Output for Various DSA Settings



Figure 18. Output IP2 vs. IF Frequency, RF Sweep with Fixed LO, Measured on −10 dBm for Each Tone at the IF Output



Figure 19. HD2 vs IF Frequency, LO at 2000 MHz and  $P_{OUT} = -7$  dBm







Figure 21. HD2 and HD3 vs. IF Frequency for Various LO Frequencies



Figure 22. Image Rejection vs. IF Frequency for Various LO Frequencies



Figure 23. Noise Figure vs. IF Frequency for Various LO Frequencies, Double Side Band



Figure 24. Channel to Channel Isolation vs. RF Frequency



Figure 25. RF to IF Leakage at IF Output

<span id="page-14-2"></span>

<span id="page-14-0"></span>

<span id="page-14-1"></span>Figure 27. LO to RF Leakage vs. LO Frequency

# Data Sheet **[ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf)**

# [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) Data Sheet





Figure 29. Return Loss vs. RF Frequency for Channel 0 and Channel 1



Figure 30. Return Loss vs. IF Frequency, Differential with 25 Ω Series Resistor on Each Leg, Measured with 100 Ω Differential

# <span id="page-16-0"></span>**PHASE-LOCKED LOOP (PLL) PERFORMANCE**

All supply pins = 3.3 V,  $T_A = 25^{\circ}C$ , f<sub>PFD</sub> = 30.72 MHz, fREF = 122.88 MHz, 20 kHz loop filter, measured at LO output, unless otherwise noted.



Figure 31. Open-Loop VCO Phase Noise vs. Offset Frequency for Various Temperatures



Figure 32. Open-Loop VCO Phase Noise vs. Offset Frequency for Various VCO Frequencies



Figure 33. Closed-Loop Phase Noise vs. Offset Frequency for  $f_{LO}$  = 1765 MHz



Figure 34. Closed-Loop Phase Noise vs. Offset Frequency for  $f_{LO} = 2350$  MHz



Figure 35. Closed-Loop Phase Noise vs. Offset Frequency for  $f_{LO} = 2720$  MHz



Figure 36. PLL Figure of Merit (FOM) vs. LO Frequency

# [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) Data Sheet



Figure 37. Closed-Loop LO Phase Noise vs. LO Frequency for Various Offset Frequencies and for Various Temperatures



Figure 38. 100 Hz to 10 MHz Integrated Phase Noise with Spurs vs. LO Frequency



Figure 39. Reference Spurs,  $1 \times f_{\text{PFD}}$  Offset vs. LO Frequency



Figure 40. Reference Spurs,  $2 \times f_{\text{PFD}}$  Offset vs. LO Frequency



Figure 41. Reference Spurs,  $3 \times f_{\text{PFD}}$  and Higher Offset vs. LO Frequency



Figure 42. LO HD2 and HD3 vs. LO Frequency

# Data Sheet **ADRF6821**





Figure 44. Return Loss vs. LO Frequency for Auxiliary LO Outputs and External LO Inputs

# <span id="page-19-0"></span>THEORY OF OPERATION

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) integrates many of the essential building blocks for a high bandwidth quadrature demodulator and receiver, especially for the feedback downconverter path for the digital predistortion in cellular base stations. The main features include two single-pole, double-throw (SPDT) RF input switches, a balun, a variable RF attenuator, a pair of active mixers, and two baseband buffers. Additionally, the local oscillator (LO) signals for the mixers are generated by a fractional-N synthesizer and a multicore voltage controlled oscillator (VCO), covering an octave frequency range with low phase noise. A pair of flip-flops then divides the LO frequency by two and generates the in phase and quadrature phase LO signals to drive the mixers. The synthesizer uses a fractional-N phase-locked loop (PLL) with additional frequency dividers to enable continuous LO coverage from 450 MHz to 2800 MHz.

The signal path through the device begins at one of two RF inputs, RFIN\_FB0 and RFIN\_FB1, selected by the RF switches. The selected single-ended input converts to a differential signal via the integrated balun. The differential RF signal attenuates to an optimal input level via the digital step attenuator with 15 dB of attenuation range in 1 dB steps. The RF signal then mixes with the LO signal in the Gilbert cell mixers down to an intermediate frequency (IF) or baseband. From the mixer, the signal passes through a wideband low-pass filter to remove the higher order mixing terms, followed by a fixed gain linear IF amplifier.

The different sections of th[e ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) are controlled through registers programmable via a serial peripheral interface (SPI).

The EN\_ANALOG\_MASTER bit (Register 0x0020, Bit 1) is the master enable for all enables related to the RF switch, attenuator, mixer, IF amplifiers, divider, and LO drivers. This bit does not control any of the enables related to LO generation blocks.

# <span id="page-19-1"></span>**RF INPUT SWITCH**

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) incorporates two SPDT switches, which allow one RF input to be selected while the other RF input can be correctly terminated to 50  $\Omega$ . Selection of the desired RF input is achieved externally via two control pins or serially via register writes to the SPI. When compared to the serial write approach, pin control allows faster switching between the RF inputs. Using the RF\_SEL0 and RF\_SEL1 pins (Pin 9 and Pin 10, respectively), the RF input can be switched from one channel to the other quickly and settle the IF output within 2 µs. When the input is controlled via the SPI serial port, the time for the serial data transfer must also be considered and is dependent on the serial interface clock rate.

The SEL\_RFSW\_SPI\_CONTROL bit (Register 0x0030, Bit 6) selects whether the RF input switch is controlled via the external pins or via the SPI (se[e Table 10\)](#page-19-2). By default at power-up, the device is configured for pin control. In serial mode control, writing to the RFSW\_SEL0 bit (Register 0x0030, Bit 4) allows selection of RF Input 0 and writing to the RFSW\_SEL1 bit (Register 0x0030, Bit 5) allows selection of RF Input 1. If only one RFINx port is used, the unused RF input must be properly terminated to improve isolation. It is recommended to use a dc blocking capacitor to GND as termination[. Figure 45](#page-19-3) shows the recommended configuration when only RFIN\_FB0 is employed.



<span id="page-19-3"></span>Figure 45. Terminating the Unused Port of the [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) 



<span id="page-19-2"></span>**Table 10. RF Input Selection<sup>1</sup>**

<sup>1</sup> X means don't care.

# <span id="page-20-0"></span>**BALUN**

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) integrates a balun operating over a 450 MHz to 2800 MHz frequency range. The wideband balun offers the benefit of ease of drivability with single-ended, 50  $\Omega$  RF inputs, and the single-ended to differential conversion of the integrated balun provides additional common-mode noise rejection.

## <span id="page-20-1"></span>**RF ATTENUATOR**

The RF digital step attenuator follows the balun, and the attenuation range is 0 dB to 15 dB with a step size of 1 dB. The ATTEN\_DSA bits (Register 0x0031, Bits[5:2]) in the DSA\_CONTROL register determine the setting of the RF digital step attenuator. The EN\_DSA (Register 0x0031, Bit [0]) bit enables the RF attenuator.

# <span id="page-20-2"></span>**ACTIVE MIXER**

After the RF digital step attenuator, the RF signal is split and provided to a pair of double balanced, Gilbert cell active mixers. The RF signal is then downconverted by the on-chip LO at the mixer, resulting in a baseband output. Enable the mixer and the common-mode controls as listed i[n Table 11.](#page-20-6)



<span id="page-20-6"></span>**Table 11. Demodulator Enable Registers**

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) provides a gain peaking circuit to increase the gain for high RF. The amount of gain peaking is controlled by the MIXER\_GAIN\_PEAK bits (Register 0x003A, Bits[1:0]). Note that increased gain leads to slight degradation of the linearity performance.

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) uses dc compensation digital-to-analog converters (DACs) for both I and Q outputs. DC compensation covers a range of ±40 mV. Control the dc compensation value via the CODE\_DC\_IDAC\_RF0 bits (Register 0x0051) for the I output and the CODE\_DC\_QDAC\_RF0 bits (Register 0x0052) via the Q output for Channel 0. For Channel 1, use the CODE\_DC\_ IDAC\_RF1 bits (Register 0x0053) for the I output and the CODE\_DC\_QDAC\_RF1 bits (Register 0x0054) for the Q output. The control words are in signed magnitude format and eight bits wide. The effective least significant bit (LSB) is approximately 0.5 mV.

# <span id="page-20-3"></span>**I AND Q POLARITY**

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) offers the flexibility of specifying the polarity of the I and Q outputs, where I can lead Q or vice versa. By addressing SEL\_LODRV\_PREDRVI\_POL (Register 0x0080, Bit 1) or SEL\_LODRV\_PREDRVQ\_POL (Register 0x0080, Bit 2), both the I and Q outputs can be inverted from their default configuration. The flexibility of specifying the polarity becomes important when the I and Q outputs are processed simultaneously in the complex domain,  $I + jQ$ .

At power-up, depending on the whether high-side or low-side injection of the LO frequency is applied, the I channel can either lead or lag the Q channel by 90°. When the RF frequency is greater than the LO frequency (low-side LO injection), the Q channel leads the I channel. On the contrary, if the RF frequency is less than the LO frequency (high-side LO injection), the I channel leads the Q channel by 90°.

# <span id="page-20-4"></span>**LOW-PASS FILTERS (LPF) AND IF AMPLIFIERS**

From the mixer, the IF or baseband outputs pass through an integrated adjustable LPF to remove the unwanted mixing product. The LPF bandwidth is adjustable over four steps, as listed in [Table 12.](#page-20-7)

<span id="page-20-7"></span>



From the LPF, the IF or baseband signal passes to a linear output amplifier to drive the baseband output pins (IF\_IOUT+, IF\_IOUT−, IF\_QOUT−, and IF\_QOUT+). The IF amplifier provides the overall gain for th[e ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) and, with the required 25 Ω series resistors, allows the [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) to drive a 100  $\Omega$  load directly. Th[e ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) can be interfaced to a variety of analog-to-digital converters (ADCs), and the common-mode output can be adjusted with the external VCM pin. The IF amplifiers are enabled through the EN\_IFAMP\_I bit (Register 0x0070, Bit 0) and the EN\_IFAMP\_Q bit (Register 0x0070, Bit 1).

# <span id="page-20-5"></span>**LO GENERATION BLOCK**

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) supports the use of both internal and external LO signals for the mixers. The internally generated or externally supplied  $2 \times$  LO signal is fed to the quadrature divider. The quadrature divider block divides the 2× LO frequency by 2 and then generates two LO signals with a 90° phase difference.

The internal  $2 \times$  LO is generated by an on-chip VCO, which is tunable over a frequency range of 4000 MHz to 8000 MHz. The output of the VCO is phase locked to an external reference clock through a fractional-N PLL that is programmable through the SPI control registers. To produce 2× LO signals over the 900 MHz to 5600 MHz frequency range to drive the LO divider, steer the VCO outputs through an output divider. Alternatively, an external signal can be used with the dividers to generate the 2× LO signals to the quadrature divider and the demodulators.

### **Internal LO Mode**

For internal LO mode, th[e ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) uses the on-chip PLL and VCO to synthesize the frequency of the LO signal. The PLL, shown in [Figure 46,](#page-21-0) consists of a reference path, phase and frequency detector (PFD), charge pump, and a programmable integer divider with prescaler. The reference path takes in a reference clock and it is divided down by a value calculated with a reference (R) divider together with a doubler bit and a prescaler bit. Then the divided down reference signal passes to the PFD. The PFD compares this signal to the divided down signal from the VCO. The PFD sends an up or down signal to the charge pump if the VCO signal is slow or fast compared to the reference frequency. The charge pump sends a current pulse to the off-chip loop filter to increase or decrease the tuning voltage  $(V_{\text{TUNE}})$ .

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) integrates multiple VCO cores covering an octave range of 4 GHz to 8 GHz. The suitable VCO is selected with the autotune functionality built into the chip. After the user determines the necessary register values, a write to the INT\_L register (Address 0x1200) initiates the autotune process.

### **LO Frequency and Dividers**

The signal coming from the VCO or the external LO inputs passes through a series of dividers before it is buffered to drive the demodulator. The programmable, divide by 2 stages divide the frequency of the incoming signal by 1, 2, 4, and 8 before reaching the quadrature divider that further divides the signal frequency by 2 to generate the in phase and quadrature phase LO signals for the mixers. The LO control bits (OUT\_DIVRATIO, Register 0x1414, Bits[4:0]) needed to select the different LO frequency ranges are listed in [Table 13.](#page-21-1) 

<span id="page-21-1"></span>



# <span id="page-21-2"></span>**PLL Frequency Programming**

The INT, FRAC1, FRAC2, and MOD values, in conjunction with the R counter, make it possible to generate output frequencies that are spaced by fractions of the PFD frequency ( $f_{\text{PPD}}$ ). Calculate the VCO frequency (VCOOUT) by

$$
VCOOUT = f_{PFD} \times N \tag{1}
$$

where:

VCOOUT is the output frequency of the VCO (without using the output divider).

 $f_{\text{PFD}}$  is the frequency of the phase frequency detector. Calculate f<sub>PFD</sub> by

$$
f_{\rm PFD} = REF_{IN} \times ((1+D)/(R \times (1+T))) \tag{2}
$$

where:

 $REF_{IN}$  is the reference input frequency.

D is the  $REF_{IN}$  doubler bit (Register 0x120E, Bit 3).

R is the preset divide ratio of the binary 7-bit programmable reference counter, 1 to 255, (Register 0x120C, Bits[6:0]). T is the  $REF_{IN}$  divide by 2 bit, set to 0 or 1, (Register 0x120E, Bit 0). N is the desired value of the feedback counter. N compromises

$$
N = INT + \frac{FRAC1}{MOD}
$$
  

$$
N = INT + \frac{FRAC2}{16,777,216}
$$
 (3)

where:

INT is the 16-bit integer value (23 to 32,767 for the prescaler in 4/5 mode, 75 to 65,535 for the prescaler in 8/9 mode) referenced with Register 0x1201 and Register 0x1200. The recommended setting for the prescaler is 8/9 mode, and it is set by enabling PRE\_SEL (Register 0x120B, Bit 1).

FRAC1 is the 24-bit numerator of the primary modulus (0 to 16,777,215) referenced with Register 0x1204, Register 0x1203, and Register 0x1202.

FRAC2 is the numerator of the 14-bit auxiliary modulus (0 to 16,383) referenced with Register 0x1234, Bits[5:0] and Register 0x1233.

MOD is the programmable, 14-bit auxiliary fractional modulus (2 to 16,383), referenced with Register 0x1209, Bits[5:0] and Register 0x1208.

<span id="page-21-0"></span>

Figure 46. PLL/VCO Block Diagram

Equation 3 results in a very fine frequency resolution with no residual frequency error. To apply this formula, take the following steps:

- 1. Calculate N by VCOOUT/f<sub>PFD</sub>.
- 2. The integer value of this number forms INT.
- 3. Subtract the INT value from the full N value.
- 4. Multiply the remainder by  $2^{24}$ .
- 5. The integer value of this number forms FRAC1.
- 6. Calculate MOD based on the channel spacing  $(f_{CHSP})$  by

 $MOD = f_{\text{PFD}}/GCD(f_{\text{PFD}}, f_{\text{CHSP}})$  (4)

where:

 $GCD(f_{\text{PFD}}, f_{\text{CHSP}})$  is the greatest common divider of the PFD frequency and the desired channel spacing frequency.

7. Calculate FRAC2 by the following equation:

 $FRAC2 = ((N - INT) \times 224 - FRAC1)) \times MOD$  (5)

The FRAC2 and MOD fraction result in outputs with zero frequency error for channel spacings when

 $f_{\text{PFD}}/GCD(f_{\text{PFD}}/f_{\text{CHSP}})$  < 16,383 (6)

where:

f<sub>PFD</sub> is the frequency of the phase frequency detector. GCD is a greatest common denominator function. f<sub>CHSP</sub> is the desired channel spacing frequency.

After determining the necessary register values for PLL, set the SD\_EN\_FRAC0 bit (Register 0x122A, Bit 5) to 1. In the integer mode (when FRAC = 0), set the SD\_EN\_OUT\_OFF bit (Register 0x122A, Bit 4) to 1. In the same manner, set the SD\_EN\_OUT\_OFF bit to 0 for fractional mode (that is, when  $FRAC \neq 0$ ).

It is recommended to set the charge pump current to be 2.4 mA, by setting the CP\_CURRENT bit (Register 0x122E, Bits[3:0]) to 8. With a 20 kHz loop filter, the charge pump current setting results in an optimized performance.

### **Bleed Setting**

The PFD circuitry compares the PFD and divided down VCO signals. The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) employs a bleed circuit to put the PFD circuit in the linear operation region. The bleed circuit introduces a delay to the incoming PFD signal, indicated as PFD\_OFFSET in Equation 7. Calculate the bleed current, BICP, (Register 0x122F, Bits[7:0]), from the desired PFD\_OFFSET, as shown in Equation 7.

$$
BICP = Integer(round(float(I_{CP} \times PFD\_OFFSET \times
$$
  
  $f_{PFD})/960)/255))$  (7)

where:

 $I_{\text{CP}}$  is the charge pump current.

The recommended PFD\_OFFSET for the 20 kHz loop filter is 2 ns.

### **PLL Lock Time**

The time it takes to lock the PLL after the last register is written into two parts: VCO band calibration and loop settling.

After writing to the last register, the PLL automatically performs a VCO band calibration to choose the correct VCO band. This calibration requires approximately 200 µs. After calibration completes, the feedback action of the PLL causes the VCO to eventually lock to the correct frequency. The speed with which this lock occurs depends on the small signal settling of the loop. Settling time, after calibration, depends on the PLL loop filter bandwidth. With a 20 kHz loop filter bandwidth, settling time is approximately 200 µs.

#### **Lock Detect Control**

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) provides two ways of observing lock detection. Lock detection can be monitored from a dedicated register, LOCK\_DETECT (Register 0x124D, Bit 0). Lock detection can also be monitored through the dedicated LO\_LCKDT pin (Pin 23).

#### **Required PLL/VCO Settings and Register Write Sequence**

Configure the PLL registers as described in th[e PLL Frequency](#page-21-2)  [Programming](#page-21-2) section to achieve the desired frequency, and the last write must be to Register 0x1200 (INT\_L). When Register 0x1200 is programmed, an internal VCO calibration initiates, which is the last step to locking the PLL.

#### **External LO Mode**

The external LO frequency range is 900 MHz to 5600 MHz and 2× LO signal is used with the internal quadrature divider. To configure for external LO mode, write the following register sequence and apply the differential LO signals to Pin 31 (EXT\_LO\_IN+) and Pin 32 (EXT\_LO\_IN−).

#### **Table 14. Register Settings for External LO Mode**



The EXT\_LO\_IN+ and EXT\_LO\_IN− input pins must be ac-coupled. When not in use, leave the EXT\_LO\_IN+ and EXT\_LO\_IN- pins unconnected.

### **Quadrature Divider**

The quadrature divider block divides the  $2 \times$  LO frequency generated by either the internal PLL and VCO or the external input by 2. Next, the quadrature divide block generates two LO signals with a 90° phase difference. To enable the divider, disable the bits, EN\_IBIASGEN (Register 0x0090, Bit 0), EN\_DIVPATH\_BUF (Register 0x0090, Bit 1), and EN\_DIVPATH\_QUADDIV (Register 0x0090, Bit 2). Two separate LO drivers take these LO signals and feed them to the mixers. LO driver paths are enabled via the following registers:

- EN\_LODRV\_DRVI (Register 0x0090, Bit 3)
- EN\_LODRV\_DRVQ (Register 0x0090, Bit 4)
- EN\_LODRV\_PREDRVI (Register 0x0090, Bit 5)
- EN\_LODRV\_PREDRVQ (Register 0x0090, Bit 6)

### <span id="page-23-0"></span>**REGISTER WRITE SEQUENCE**

The proper register write sequence starts with locking the LO frequency or enabling the external LO inputs. After ensuring that the local oscillator is locked in either the internal PLL/VCO or the external LO source, enable the LO\_OE bit (Register 0x1414, Bit 6). After enabling the LO\_OE bit, the RF and IF blocks can be enabled as defined in th[e Theory of Operation](#page-19-0) section.

# <span id="page-23-1"></span>**SERIAL PERIPHERAL INTERFACE (SPI)**

The SPI of the [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) allows the user to configure the device for specific functions or operations through a structured register space provided inside the chip. This interface provides users with added flexibility and customization. Addresses are accessed via the SPI and can be written to or read from the SPI.

The serial peripheral interface consists of four control lines: SCLK, SDIO, SDO, and  $\overline{\text{CS}}$ . The serial clock (SCLK) is the serial shift clock, and it synchronizes the serial interface reads and writes. SDIO is the serial data input or the serial data output depending on the instruction sent and the relative position in the timing frame. Chip select bar  $(\overline{CS})$  is an active low control that gates the read and write cycles. The falling edge of CS in conjunction with the rising edge of SCLK determines the start of the frame. When CS is high, all SCLK and SDIO activity is ignored. Se[e Table 6 f](#page-7-2)or the serial timing and its definitions.

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) protocol consists of a read/write followed by 16 register address bits and 8 data bits. Both the address and data fields are organized with the most significant bit (MSB) first and end with the least significant bit (LSB).

The SPI and general-purpose input/output (GPIO) interfaces of the [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) provides two options for the logic voltage levels, 1.8 V and 3.3 V. The interfaces use 1.8 V logic levels as the default. Enable SPI\_18\_33\_SEL (Register 0x0020, Bit 0) and SPI\_1P8\_3P3\_CTRL (Register 0x1401, Bit 4) for 3.3 V compatible logic levels. See [Table 6 f](#page-7-2)or the SPI specifications.

14807-046

# <span id="page-24-0"></span>APPLICATIONS INFORMATION

<span id="page-24-1"></span>



Figure 47. Typical Application Circuit

#### **Table 15. Typical Connections**



# [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) Data Sheet



# Data Sheet





# <span id="page-27-0"></span>**LOW-PASS FILTER BANDWIDTH SELECTION**

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) incorporates an on-chip, third-order, low-pass filter (LPF) between the demodulator and the output buffer. The filter has four different bandwidth settings. The EN\_LPF\_LB\_I (Register 0x0060, Bit 0) and the EN\_LPF\_LB\_Q (Register 0x0060, Bit 1) bits enable various LPF bandwidth modes, as detailed in [Table 12.](#page-20-7) 

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) incorporates a wideband buffer at the I and Q outputs that poses a challenge for the linearity of the overall RFIC. For RF and LO frequencies lower than 1000 MHz, the mixing product, RF + LO, is amplified by the wideband buffer and, in turn, deteriorates the overall linearity. The on-chip LPF can improve the leakage rejection of the high frequency mixing product. Depending on the I/Q bandwidth requirement of the system, the LPF can be set to lower bandwidths to provide rejection at RF and LO frequencies[. Table 16](#page-27-1) can determine the LPF bandwidth according to RF and LO frequency of operation.

<span id="page-27-1"></span>**Table 16. LPF Bandwidth Selection for Various RF and LO Frequencies**

<b>LO Frequency</b> (MHz)	<b>LPF Bandwidth</b> <b>Setting (MHz)</b>	EN LPF LB I, EN LPF LB Q
450 to 1000	250	1.1
1000 to 1200	500	1,0
1200 to 2000	750	0, 1
2000 to 2800	1000	0, 0

Moreover, the on-chip LPF can improve the RF to IF and LO to IF leakage performance for RF and LO frequencies higher than 1 GHz. However, note the gain flatness degradation with the use of various LPF settings (se[e Figure 48\)](#page-27-2).



<span id="page-27-2"></span>Figure 48. Gain vs. IF Frequency for Various Low-Pass Filter Settings,  $LO = 2000 MHz$ 

[Figure 49](#page-27-3) an[d Figure 50](#page-27-4) illustrate the effect of the LPF on the RF to IF leakage and LO to IF leakage.



<span id="page-27-3"></span>Figure 49. RF to IF Rejection for RF Frequency at 100 MHz and a Low-Pass Filter Setting of 250 MHz



<span id="page-27-4"></span>Figure 50. LO to IF Rejection for LO Frequency at 100 MHz and a Low-Pass Filter Setting of 250 MHz

# Data Sheet **[ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf)**

# <span id="page-28-0"></span>**I/Q OUTPUT LOADING**

By design, th[e ADRF6821 h](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf)as an I/Q output impedance of 10  $\Omega$ and it is optimized to perform with an external 25  $\Omega$  in each differential leg. External resistors increase the output impedance and with the external 25  $\Omega$ , the total differential output impedance equals 60 Ω. When terminated with a 100 Ω differential load, the return loss is less than −10 dB for a wide range of IF frequencies.



Figure 51. IF Output Schematic

Different application circuits can require various loading conditions for the I and Q outputs. Therefore, it is important to understand the effect of I and Q output loading on the performance characteristics, such as output IF gain, output IP3, output IP2, HD2 and HD3[. Figure 53](#page-28-2) to [Figure 55 i](#page-28-3)llustrates the effect of output loading on these characteristics.



<span id="page-28-2"></span><span id="page-28-1"></span>Figure 53. Output IP3 (OIP3) vs. LO Frequency for Different Loads



<span id="page-28-3"></span>Figure 55. HD2 and HD3 vs. IF Frequency for Different Loads

# **ANALOG-TO-DIGITAL CONVERTER (ADC) INTERFACING**

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) perfectly suits in a zero IF receiver chain. The integrated IF amplifier of the [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) provides variable and sufficient drive capabilities for both buffered and unbuffered ADCs. It also provides isolation between the sampling edges of the ADC and the mixer core. As a result, an antialiasing low-pass filter is sufficient when interfacing with an ADC.

The filter resides between th[e ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) and the ADC. The low-pass filter eliminates all out of band signals that may alias onto the actual band and degrade the performance of the [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) and the ADC pair. Selection of the low-pass filter center and bandwidth is application specific. Take into account the trade-off between the amount of rejection required and the insertion loss to choose the order of the filter. A higher order filter also requires more layout space, which is another design criterion.

For the purposes of ADC interfacing, consider a DPD receiver chain, correcting for a 70 MHz bandwidth signal. Assuming a fifth-order correction, 350 MHz from the output of the power amplifier must be sampled. With the use of a zero-IF receiver, I and Q bandwidths are half of the 350 MHz, that is, 175 MHz. Next, determine the sampling rate of the ADC. To relax the antialiasing filter requirements, use a slightly oversampled system. Considering the bandwidth of interest for I and Q (that is, 175 MHz), 500 MSPS is a sufficiently large sampling rate. With a 500 MSPS sampling rate, the second Nyquist zone lies between 250 MHz and 500 MHz. Because there are no interferers present in a DPD chain, only the replica of the signal of interest in the second Nyquist zone (between 325 MHz and 500 MHz) is of concern. As a result, the antialiasing filter provides sufficient attenuation starting from 325 MHz.

The required attenuation from the filter is determined with the dynamic range requirement. As previously mentioned, in a DPD receiver chain, ideally only the signal of interest is present. Therefore, the filter requirements can be relaxed further. Because of this, consider a 40 dB rejection at the aliased portion.

Considering the pass band, the stop band, and the attenuation at stop band, a seventh-order Chebyshev low-pass filter is suitable with a 0.1 dB ripple in-band. Keep in mind that the [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) is optimized with a 100  $\Omega$  load at the output. Therefore, design the filter for an input and output impedance of differential 100 Ω. The Chebyshev filter design is discussed extensively and is straightforward with the use of a filter wizard, such as ADS built-in filter design tool from Keysight. Filter design tools provide component values that are not necessarily commercially available. It is recommended that designers use commercially available component models and take into account the layout effects[. Figure 56 d](#page-29-0)isplays the component values for the antialiasing LPF. [Table 17](#page-29-1) provides commercially available component values for the low-pass filter design.



<span id="page-29-1"></span><span id="page-29-0"></span>**Table 17. Component Values for the Low-Pass Filter Design (1 dB Corner Frequency of 150 MHz)** 



[Figure 57 c](#page-29-2)ompares the measured low-pass filter response and the normalized gain of th[e ADRF6821 L](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf)PF pair. Refer to the highest gain of the [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) (without the low-pass filter) to acheive normalization. The in band roll-off is associated to the finite Q and trace and pad losses.



<span id="page-29-2"></span>Figure 57. Frequency Response for the 150 MHz Low-Pass Filter and Frequency Response fo[r ADRF6821 L](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf)PF Pair

## <span id="page-30-0"></span>**IMAGE REJECTION**

For direct conversion systems, maximizing image rejection is key to achieving performance and optimizing bandwidth. The amplitude and phase mismatch of the baseband I and Q paths directly translates to degradation in image rejection, as is shown in the following equation. The equation translates the gain and quadrature phase mismatch to the image rejection ratio (IRR) performance.

$$
IRR (dB) = 10log \frac{\left|1 + A_e^2 + 2A_e cos(\varphi_e)\right|}{1 + A_e^2 + 2A_e cos(\varphi_e)}
$$

where:

 $A_e$  is the amplitude error and is shown i[n Figure 58](#page-30-1) for various LO frequencies.

 $\varphi_e$  is the phase error and is shown in [Figure 59](#page-30-2) for various LO frequencies.

The image rejection calculated with the given phase and gain mismatches is shown in [Figure 60.](#page-30-3) 



<span id="page-30-1"></span>Figure 58. Gain Mismatch (Error) Between I and Q Outputs vs. IF Frequency



<span id="page-30-2"></span>Figure 59. Phase Mismatch (Error) Between I and Q Outputs vs. IF Frequency

One of the dominant sources of phase error in a system originates from the demodulator where the quadrature phase split of the LO signal occurs. The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) offers phase and gain adjustment of the I and Q paths independently to allow quadrature correction. Adjusting the phase with the TRM\_LODRV\_CAPI bits (Register 0x0092, Bits[3:0]) for the I path correction and the TRM\_LODRV\_CAPQ bits (Register 0x0092, Bits[7:4]) for the Q path correction accesses the quadrature correction. Adjust the I\_MIXER\_GAIN\_ADJ bits (Register 0x003A, Bits[3:2]) and the Q\_MIXER\_GAIN\_ADJ bits (Register 0x003A, Bits[5:4]) for the I and Q outputs, respectively, to achieve gain correction. [Figure 60](#page-30-3) shows uncalibrated and calibrated image rejection for an LO frequency of 2800 MHz and across temperature.



<span id="page-30-3"></span>Figure 60. Corrected and Uncorrected Image Rejection vs. IF Frequency for Various Temperatures,  $f_{LO} = 2800$  MHz

For any correction circuit, it is important to observe the effect of temperature on the correction level and settings. [Figure 61](#page-30-4) shows how the correction with a given phase and gain setting holds across temperature.



<span id="page-30-4"></span>Figure 61. Phase Mismatch vs. IF Frequency ( $f_{LO}$  = 2800 MHz) for Various Phase Setting Values

# <span id="page-31-0"></span>**POWER SUPPLY CONFIGURATION**

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) incorporates two main supply domains, namely RF/IF and PLL/VCO. The RF/IF supply domain includes the supplies related to the RF switch, the DSA, the mixer, the mixer LO drivers, and the IF amplifier. The PLL/VCO supply domain includes the PFD/CP, the VCO, the dividers, and the output drivers.

### **RF/IF Supply Domain**

Connect the RF/IF supply domain pins together with beads in between and decoupling capacitors specific to each pin as shown in [Figure 62.](#page-31-1) The RF/IF supply pins draw a combined 350 mA approximately. For the RF/IF supply domain, th[e ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) evaluation board employs the [ADM7170,](http://www.analog.com/ADM7170?doc=ADRF6821.pdf) a low noise and high power supply rejection ratio (PSRR) linear regulator that is capable of delivering 500 mA.

The power supply rejection (PSR) of the RF/IF supply pins allow the use of a switching supply to reduce the power consumption on the linear regulators. Th[e ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) evaluation board includes the [ADP2370](http://www.analog.com/ADP2370?doc=ADRF6821.pdf) switching regulator and allows the observation of the operation with a switching supply. Th[e ADP2370](http://www.analog.com/ADP2370?doc=ADRF6821.pdf) is a low quiescent current buck regulator capable of delivering an output current of 800 mA with a selectable switching frequencies of 600 kHz and 1.2 MHz. See the [ADRF6821-EVALZ](http://www.analog.com/EVAL-ADRF6821?doc=ADRF6821.pdf) user guide on how to configure the switching supply for RF/IF domain.

## **PLL/VCO Supply Domain**

The PLL/VCO supply domain requires specific attention; otherwise, performance degradation can result. Th[e ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) incorporates an ultralow noise PLL and VCO that are sensitive to any noise and/or frequency component at the supply pins. These unwanted noise and frequency components degrade the performance of the overall system. To avoid performance degradation, the [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) evaluation board employs the PLL/VCO supply domain circuit shown i[n Figure 63.](#page-32-0) The supply circuit i[n Figure 63](#page-32-0) uses th[e HMC1060,](http://www.analog.com/HMC1060?doc=ADRF6821.pdf) an ultralow noise, LDO with four isolated outputs. Noise performance and isolated outputs make the [HMC1060](http://www.analog.com/HMC1060?doc=ADRF6821.pdf) an ideal solution for the PLL/VCO supply domain. For additional configuration options, refer to the [ADRF6821-EVALZ](http://www.analog.com/EVAL-ADRF6821?doc=ADRF6821.pdf) user guide.



<span id="page-31-1"></span>Figure 62. RF/IF Domain Power Supply Circuit



<span id="page-32-0"></span>Figure 63. PLL/VCO Domain Power Supply Circuit

# <span id="page-33-0"></span>**LAYOUT**

Careful layout of the [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) is necessary for optimizing performance and minimizing stray parasitics. Because the [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) supports two channels, the layout of the RF section is critical in achieving isolation between channels[. Figure 64](#page-33-1) shows the recommended layout for the RF inputs. The best layout approach is to keep the traces short and direct. In addition, for improved isolation, do not route the RF input traces in parallel to each other and spread the traces immediately after each one leaves the pins. Keep the traces as far away from each other as possible (and at an angle, if possible) to prevent cross coupling.

The input impedance of the RF inputs is 50  $\Omega$ , and the traces leading to the pin must have a 50  $\Omega$  characteristic impedance. Terminate the unused RF inputs with a dc blocking capacitor to ground.

<span id="page-33-1"></span>

Figure 64. RF/IF Domain Layout

The [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) incorporates a very low noise PLL/VCO and care must be taken when designing the PCB routing around the PLL/VCO pins. It is required to put the decoupling capacitors for the supply pins as close as possible. If 0402 capacitors are used, putting all of the decoupling capacitors close to the pin becomes problematic. In such a case, place the smaller value decoupling capacitor as close as possible to the pin. It is a good practice to keep the first capacitor of the loop filter close to the CPOUT pin, and the last capacitor close to the VTUNE pin, as can be seen i[n Figure 65.](#page-33-2)

<span id="page-33-2"></span>

Figure 65. PLL/VCO Domain Layout

# <span id="page-34-0"></span>REGISTER MAP AND REGISTER DESCRIPTIONS

Register addresses not listed i[n Table 18](#page-34-1) are reserved, unused, or open registers.

## <span id="page-34-1"></span>**Table 18.**



# [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) Data Sheet



# Data Sheet **ADRF6821**



## <span id="page-37-0"></span>**REGISTER DESCRIPTIONS**

**Address: 0x0000, Reset: 0x00, Name: ADI\_SPI\_CONFIG**



#### **Table 19. Bit Descriptions for ADI\_SPI\_CONFIG**



#### **Address: 0x0001, Reset: 0x00, Name: SPI\_CONFIG\_B**



#### **Table 20. Bit Descriptions for SPI\_CONFIG\_B**



**Address: 0x0003, Reset: 0x01, Name: CHIPTYPE**

**[7:0] CHIPTYPE (R) —**<br>Chip Type, Read Only 0 0 0 0 0 0 0 0 1 1 2 3 4 5 6 7

#### **Table 21. Bit Descriptions for CHIPTYPE**



#### **Address: 0x0004, Reset: 0x13, Name: PRODUCT\_ID\_L**



PRODUCT\_ID **[ 7 :0 ] PRO D UCT \_ID [ 7 :0 ][ 7 :0 ] ( R)**

#### **Table 22. Bit Descriptions for PRODUCT\_ID\_L**



**Address: 0x0005, Reset: 0x00, Name: PRODUCT\_ID\_H**



PRODUCT\_ID **[ 7 :0 ] PRO D UCT \_ID [ 7 :0 ][ 15:8 ] ( R)**

#### **Table 23. Bit Descriptions for PRODUCT\_ID\_H**



**Address: 0x000A, Reset: 0x00, Name: SCRATCHPAD**



**[7 :0] SCRAT CHPAD (R/W)**<br>SCRATCHPAD

#### **Table 24. Bit Descriptions for SCRATCHPAD**



**Address: 0x000B, Reset: 0x00, Name: SPI\_REV**



**Table 25. Bit Descriptions for SPI\_REV**



**Address: 0x000C, Reset: 0x56, Name: VENDOR\_ID\_L**



VENDOR\_ID **[ 7 :0 ] VEN D O R\_ID [ 7 :0 ][ 7 :0 ] ( R)**

**Table 26. Bit Descriptions for VENDOR\_ID\_L**



#### **Address: 0x000D, Reset: 0x04, Name: VENDOR\_ID\_H**



VENDOR\_ID **[ 7 :0 ] VEN D O R\_ID [ 7 :0 ][ 15:8 ] ( R)**

#### **Table 27. Bit Descriptions for VENDOR\_ID\_H**



#### **Address: 0x0020, Reset: 0x00, Name: MASTER\_CONFIG**

Controls master enable, SPI mode, sleep mode, and the input word for the dc DAC.



#### **Table 28. Bit Descriptions for MASTER\_CONFIG**



#### **Address: 0x0030, Reset: 0x00, Name: RF\_SWITCH**



#### **Table 29. Bit Descriptions for RF\_SWITCH**



# Data Sheet **ADRF6821**



### **Address: 0x0031, Reset: 0x00, Name: DSA\_CONTROL**



### **Table 30. Bit Descriptions for DSA\_CONTROL**



#### **Address: 0x0032, Reset: 0x00, Name: DEMOD\_ENABLES**



Mixer Bias Current Enable (0:off 1:on) **[ 3] EN \_M IXIBIASGEN ( R/W )**

#### **Table 31. Bit Descriptions for DEMOD\_ENABLES**



#### **Address: 0x0033, Reset: 0x00, Name: DEMOD\_LO\_COM\_CTRL**

 $\overline{0}$ 1 000000 2 3 4 5 6 7

**[7:0] CODE\_MIXER\_DRVR (R/W)**<br>Mixer LO Common-Mode Control

### **Table 32. Bit Descriptions for DEMOD\_LO\_COM\_CTRL**



#### **Address: 0x0034, Reset: 0x00, Name: DEMOD\_OUT\_COM\_CTRL**

00000000 1 2 3 4 5 6 7

Mixer Output Stage Common-Mode Control **[ 7 :0 ] CO D E\_M IXER\_O CM ( R/W )**

#### **Table 33. Bit Descriptions for DEMOD\_OUT\_COM\_CTRL**



#### **Address: 0x003A, Reset: 0x20, Name: DEMOD\_SPARES**



#### **Table 34. Bit Descriptions for DEMOD\_SPARES**



#### **Address: 0x0040, Reset: 0x00, Name: DEMOD\_DRIVER\_COM\_CTRL**



### **Table 35. Bit Descriptions for DEMOD\_DRIVER\_COM\_CTRL**



#### **Address: 0x0050, Reset: 0x00, Name: DC\_CTRL**



#### **Table 36. Bit Descriptions for DC\_CTRL**



#### **Address: 0x0051, Reset: 0x00, Name: DC\_COMP\_I\_CHAN\_RF0**



**[7:0] CODE\_DC\_IDAC\_RF0 (R/W)**<br>DC Compensation I Channel

#### **Table 37. Bit Descriptions for DC\_COMP\_I\_CHAN\_RF0**



#### **Address: 0x0052, Reset: 0x00, Name: DC\_COMP\_Q\_CHAN\_RF0**



**[7:0] CODE\_DC\_QDAC\_RF0 (R/W)**<br>DC Compensation Q Channel

#### **Table 38. Bit Descriptions for DC\_COMP\_Q\_CHAN\_RF0**



#### **Address: 0x0053, Reset: 0x00, Name: DC\_COMP\_I\_CHAN\_RF1**

0 0000000 1 2 3 4 5 6 7

**[7:0] CODE\_DC\_IDAC\_RF1 (R/W)**<br>DC Compensation I Channel

#### **Table 39. Bit Descriptions for DC\_COMP\_I\_CHAN\_RF1**



#### **Address: 0x0054, Reset: 0x00, Name: DC\_COMP\_Q\_CHAN\_RF1**

0 0 0 0 0 0 0 0 0  $\overline{1}$ 2 3 4 5 6 7

DC Compensation Q Channel **[7:0] CODE\_DC\_QDAC\_RF1 (R/W)**

#### **Table 40. Bit Descriptions for DC\_COMP\_Q\_CHAN\_RF1**



**Address: 0x0060, Reset: 0x00, Name: LPF\_BW\_SEL**

MSB for LPF Bandw idth Select **[ 7 :2] RESERVED [ 0 ] SEL\_LPF\_BW \_M SB ( R/W ) [1] SEL\_LPF\_BW\_LSB (R/W)**<br>LSB for LPF Bandwidth Select 0 0 0 0 0 0 1 2 3 4 5  $\Omega$ 6  $\Omega$ 7  $\overline{0}$ 

**Table 41. Bit Descriptions for LPF\_BW\_SEL**



#### **Address: 0x0070, Reset: 0x00, Name: IF\_AMP\_CTRL**



#### **Table 42. Bit Descriptions for IF\_AMP\_CTRL**



**Address: 0x0080, Reset: 0x00, Name: LO\_CTRL**

Invert Q Channel LO Polarity Invert I Channel LO Polarity **[ 2] SEL\_LO D RV\_PRED RVQ \_PO L ( R/W ) [ 1] SEL\_LO D RV\_PRED RVI\_PO L ( R/W )** 0 0 1 0 0 0 0 0 2 4 5 6 0 7  $\overline{0}$ [7:3] RESERVED **in External CONDITION** | | └ [0] RESERVED

#### **Table 43. Bit Descriptions for LO\_CTRL**



# [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) Data Sheet

#### **Address: 0x0090, Reset: 0x00, Name: EN\_LO\_DIVIDER\_CTRL**



#### **Table 44. Bit Descriptions for EN\_LO\_DIVIDER\_CTRL**



#### **Address: 0x0092, Reset: 0x00, Name: LO\_PHASE\_ADJ**



Q Channel LO Phase Adjustment I Channel LO Phase Adjustment **[ 7 :4 ] T RM \_LO D RV\_CAPQ ( R/W ) [ 3:0 ] T RM \_LO D RV\_CAPI ( R/W )**

#### **Table 45. Bit Descriptions for LO\_PHASE\_ADJ**



### **Address: 0x1021, Reset: 0xFF, Name: BLOCK\_RESETS**



#### **Table 46. Bit Descriptions for BLOCK\_RESETS**



### **Address: 0x1109, Reset: 0x0A, Name: SIG\_PATH\_9\_NORMAL**



#### **Table 47. Bit Descriptions for SIG\_PATH\_9\_NORMAL**



**Address: 0x1200, Reset: 0x89, Name: INT\_L**

0  $\overline{1}$ 1 0 2 0 1 0 0 0 3 4 5 6 7 1

Integer-N Word - Optionally Double Buffered. **[7:0] INT\_DIV[7:0] (R/W)**

### **Table 48. Bit Descriptions for INT\_L**



# [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) Data Sheet

#### **Address: 0x1201, Reset: 0x01, Name: INT\_H**



Integer-N Word - Optionally Double Buffered. **[7:0] INT\_DIV[15:8] (R/W)**

#### **Table 49. Bit Descriptions for INT\_H**



#### **Address: 0x1202, Reset: 0x00, Name: FRAC1\_L**



FRAC-N Word - Optionally Double Buffered **[ 7 :0 ] FRAC[ 7 :0 ] ( R/W )**

#### **Table 50. Bit Descriptions for FRAC1\_L**



**Address: 0x1203, Reset: 0x00, Name: FRAC1\_M**



FRAC-N Word - Optionally Double Buffered **[ 7 :0 ] FRAC[ 15:8 ] ( R/W )**





#### **Address: 0x1204, Reset: 0x00, Name: FRAC1\_H**



FRAC-N Word - Optionally Double Buffered **[ 7 :0 ] FRAC[ 23:16 ] ( R/W )**

#### **Table 52. Bit Descriptions for FRAC1\_H**



Data Sheet **ADRF6821** 

#### **Address: 0x1205, Reset: 0x00, Name: SD\_PHASE\_L\_0**



Sigma-Delta Phase Word **[7:0] PHASE[7:0] (R/W)**

### **Table 53. Bit Descriptions for SD\_PHASE\_L\_0**



### **Address: 0x1206, Reset: 0x00, Name: SD\_PHASE\_M\_0**

0 0 1 000000 2 3 4 5 6 7

**[7:0] PHASE[15:8] (R/W) •**<br>Sigma-Delta Phase Word

### **Table 54. Bit Descriptions for SD\_PHASE\_M\_0**



#### **Address: 0x1207, Reset: 0x00, Name: SD\_PHASE\_H\_0**

0  $\overline{0}$ 1 0 2 0 0 0 0 0 0 3 4 5 6 7

**[7:0] PHASE[23:16] (R/W)**<br>Sigma-Delta Phase Word

### **Table 55. Bit Descriptions for SD\_PHASE\_H\_0**



# [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) Data Sheet

#### **Address: 0x1208, Reset: 0x00, Name: MOD\_L**



**Table 56. Bit Descriptions for MOD\_L**



**Address: 0x1209, Reset: 0x00, Name: MOD\_H**



#### **Table 57. Bit Descriptions for MOD\_H**



#### **Address: 0x120B, Reset: 0x01, Name: SYNTH**



#### **Table 58. Bit Descriptions for SYNTH**



#### **Address: 0x120C, Reset: 0x03, Name: R\_DIV**



### R Divider Word

#### **Table 59. Bit Descriptions for R\_DIV**



#### **Address: 0x120E, Reset: 0x04, Name: SYNTH\_0**



#### **Table 60. Bit Descriptions for SYNTH\_0**



#### **Address: 0x1214, Reset: 0x48, Name: MULTI\_FUNC\_SYNTH\_CTRL\_0214**



011: Check 8192 Consecutive PFD Cycles.

#### **Table 61. Bit Descriptions for MULTI\_FUNC\_SYNTH\_CTRL\_0214**



#### **Address: 0x1215, Reset: 0x00, Name: SI\_BAND\_0**



**[7:0] SI\_BAND\_SEL (R/W) ——**<br>Manually Programmed VCO Band

#### **Table 62. Bit Descriptions for SI\_BAND\_0**



# [ADRF6821](http://www.analog.com/ADRF6821?doc=ADRF6821.pdf) Data Sheet

**Address: 0x1217, Reset: 0x00, Name: SI\_VCO\_SEL**

#### Manual VCO Core Select **[ 7 :4 ] RESERVED [ 3:0 ] SI\_VCO \_SEL ( R/W )**  $\overline{0}$ 0 0 0 0 0 0 0 0 1  $\overline{2}$ 3 4 5 6 7

**Table 63. Bit Descriptions for SI\_VCO\_SEL**



**Address: 0x121C, Reset: 0x20, Name: VCO\_TIMEOUT\_L**



**[7 :0] VCO\_T IM EOUT [7 :0] (R/W)**<br>Main VCO Calibration Timeout

## **Table 64. Bit Descriptions for VCO\_TIMEOUT\_L**



## **Address: 0x121D, Reset: 0x00, Name: VCO\_TIMEOUT\_H**

0 0 0 0 0 0 0 0 0 1 2 3 4 5 6 7

Main VCO Calibration Timeout **[ 7 :2] RESERVED [ 1:0 ] VCO \_T IM EO UT [ 9 :8 ] ( R/W )**

#### **Table 65. Bit Descriptions for VCO\_TIMEOUT\_H**



**Address: 0x121E, Reset: 0x14, Name: VCO\_BAND\_DIV**

0 0 0 1 0 1 0 0 1 2 3 4 5 6 7

**[7 :0] VCO\_BAND\_DIV (R/W)**<br>AFC Measurement Resolution

### **Table 66. Bit Descriptions for VCO\_BAND\_DIV**



#### Disable VCO Automatic Level Control (ALC) and Automatic Frequency Control (AFC) Calibration 0: Power Down Synthesizer.<br>1: Power Up Synthesizer.  $\overline{0}$ 0 0 0 0 0 0 0 0 0 1 2 3 4 5 6 7 **[ 7 ] RESERVED [ 5:0 ] RESERVED [ 6 ] D ISABLE\_CAL ( R/W )**

#### **Table 67. Bit Descriptions for VCO\_FSM**



#### **Address: 0x122A, Reset: 0x02, Name: SD\_CTRL**



#### **Table 68. Bit Descriptions for SD\_CTRL**



#### **Address: 0x122C, Reset: 0x03, Name: MULTI\_FUNC\_SYNTH\_CTRL\_022C**



### **Table 69. Bit Descriptions for MULTI\_FUNC\_SYNTH\_CTRL\_022C**



### **Address: 0x122D, Reset: 0x81, Name: MULTI\_FUNC\_SYNTH\_CTRL\_022D**



### **Table 70. Bit Descriptions for MULTI\_FUNC\_SYNTH\_CTRL\_022D**



#### **Address: 0x122E, Reset: 0x0F, Name: CP\_CURR**



#### **Table 71. Bit Descriptions for CP\_CURR**



#### **Address: 0x122F, Reset: 0x08, Name: BICP**



Binary Scaled Bleed Current **[7:0] BICP (R/W)**

#### **Table 72. Bit Descriptions for BICP**



**Address: 0x1233, Reset: 0x00, Name: FRAC2\_L**

$$
\begin{array}{cccccccc}\n7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\
0 & 0 & 0 & 0 & 0 & 0 & 0 & 0\n\end{array}
$$

**[7 :0] FRAC2[7 :0] (R/W) ———————**<br>FRAC2 Word for Exact Frequency Mode - Optionally Double Buffered

### **Table 73. Bit Descriptions for FRAC2\_L**



#### **Address: 0x1234, Reset: 0x00, Name: FRAC2\_H**



- Optionally Double Buffered

#### **Table 74. Bit Descriptions for FRAC2\_H**



#### **Address: 0x1235, Reset: 0x00, Name: MULTI\_FUNC\_SYNTH\_CTRL\_0235**



#### **Table 75. Bit Descriptions for MULTI\_FUNC\_SYNTH\_CTRL\_0235**



#### **Address: 0x1240, Reset: 0x00, Name: VCO\_LUT\_CTRL**



#### **Table 76. Bit Descriptions for VCO\_LUT\_CTRL**



### **Address: 0x124D, Reset: 0x00, Name: LOCK\_DETECT**

0 0 0 0 0 0 0 0 0 1 2 3 4 5 6 7

**[7:1] RESERVED [0] LOCK\_DETECT (R)**

State of the Lock Detect Signal

### **Table 77. Bit Descriptions for LOCK\_DETECT**



### **Address: 0x1401, Reset: 0x00, Name: MULTI\_FUNC\_CTRL**



#### **Table 78. Bit Descriptions for MULTI\_FUNC\_CTRL**



#### **Address: 0x140E, Reset: 0xB3, Name: LO\_CNTRL2**



#### **Table 79. Bit Descriptions for LO\_CNTRL2**



### **Address: 0x1414, Reset: 0x02, Name: LO\_CNTRL8**

Recommended register for use to control the LO path from a single spot. By programming this register, the individual blocks enable and configuration bits are set appropriately.



### **Table 80. Bit Descriptions for LO\_CNTRL8**



#### **Address: 0x1541, Reset: 0x00, Name: FRAC2\_L\_SLAVE**

0 0 0 0 0 0 0 0 0 1 2 3 4 5 6 7

**[7:0] FRAC2\_SLV[7:0] (R) ———**<br>FRAC2 Word Double Buffered Value

### **Table 81. Bit Descriptions for FRAC2\_L\_SLAVE**



### **Address: 0x1542, Reset: 0x00, Name: FRAC2\_H\_SLAVE**



#### **Table 82. Bit Descriptions for FRAC2\_H\_SLAVE**



#### **Address: 0x1543, Reset: 0x00, Name: FRAC\_L\_SLAVE**



FRAC-N Word Double Buffered Value **[ 7 :0 ] FRAC\_SLV[ 7 :0 ][ 7 :0 ] ( R)**



#### **Address: 0x1544, Reset: 0x00, Name: FRAC\_M\_SLAVE**



FRAC-N Word Double Buffered Value **[ 7 :0 ] FRAC\_SLV[ 7 :0 ][ 15:8 ] ( R)**

**Table 84. Bit Descriptions for FRAC\_M\_SLAVE**



#### **Address: 0x1545, Reset: 0x00, Name: FRAC\_H\_SLAVE2**



FRAC-N Word Double Buffered Value **[ 7 :0 ] FRAC\_SLV[ 7 :0 ][ 23:16 ] ( R)**

#### **Table 85. Bit Descriptions for FRAC\_H\_SLAVE2**



#### **Address: 0x1546, Reset: 0x00, Name: PHASE\_L\_SLAVE**



**[7:0] PHASE\_SLV[7:0] (R)**<br>Sigma-Delta Phase Word

#### **Table 86. Bit Descriptions for PHASE\_L\_SLAVE**



#### **Address: 0x1547, Reset: 0x00, Name: PHASE\_M\_SLAVE2**

  $\overline{0}$  

Sigma-Delta Phase Word **[7:0] PHASE\_SLV[15:8] (R)**

#### **Table 87. Bit Descriptions for PHASE\_M\_SLAVE2**



#### **Address: 0x1548, Reset: 0x00, Name: PHASE\_H\_SLAVE3**



**[7:0] PHASE\_SLV[23:16] (R)**

Sigma-Delta Phase Word



#### **Address: 0x1549, Reset: 0x89, Name: INT\_DIV\_L\_SLAVE**



Integer-N Word - Double Buffered Readback Value **[7:0] INT\_DIV\_SLV[7:0] (R)**

**Table 89. Bit Descriptions for INT\_DIV\_L\_SLAVE**



**Address: 0x154A, Reset: 0x01, Name: INT\_DIV\_H\_SLAVE**



Integer-N Word - Double Buffered Readback Value **[7:0] INT\_DIV\_SLV[15:8] (R)**

#### **Table 90. Bit Descriptions for INT\_DIV\_H\_SLAVE**



#### **Address: 0x154B, Reset: 0x03, Name: R\_DIV\_SLAVE**

[7] RESERVED 
$$
\begin{array}{r} 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \ \hline 0 & 0 & 0 & 0 & 0 & 1 & 1 & 1 \ \hline \end{array}
$$
  
\n[8.0] R DIV-SLV (R)

#### **Table 91. Bit Descriptions for R\_DIV\_SLAVE**



#### **Address: 0x154C, Reset: 0x00, Name: RDIV2\_SEL\_SLAVE**



#### **Table 92. Bit Descriptions for RDIV2\_SEL\_SLAVE**



**Address: 0x1583, Reset: 0x00, Name: DISABLE\_CFG**



#### **Table 93. Bit Descriptions for DISABLE\_CFG**



# <span id="page-60-0"></span>OUTLINE DIMENSIONS



### <span id="page-60-1"></span>**ORDERING GUIDE**



 $1 Z =$  RoHS Compliant Part.

**©2017–2018 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D14807-0-8/18(A)** 



Rev. A | Page 61 of 61