

SGLS303D-MAY 2005-REVISED MARCH 2009

CAP-FREE NMOS 250-mA LOW-DROPOUT REGULATOR WITH REVERSE-CURRENT PROTECTION

FEATURES

www.ti.com

- Qualified for Automotive Applications
- Stable with No Output Capacitor or Any Value or Type of Capacitor
- Input Voltage Range: 1.7 V to 5.5 V
- Ultralow Dropout Voltage: 40 mV Typ at 250 mA
- Excellent Load Transient Response—With or Without Optional Output Capacitor
- New NMOS Topology Provides Low Reverse Leakage Current
- Low Noise: 30 μV_{RMS} Typ (10 kHz to 100 kHz)
- 0.5% Initial Accuracy
- 1% Overall Accuracy (Line, Load, and Temperature)
- Less Than 1 μ A Max I_Q in Shutdown Mode
- Thermal Shutdown and Specified Min/Max Current Limit Protection
- Available in Multiple Output Voltage Versions
 - Fixed Outputs of 1.2 V, 1.5 V, 1.6 V, 1.8 V,
 2.5 V, 3 V, 3.3 V, and 5 V
 - Adjustable Outputs From 1.2 V to 5.5 V
 - Custom Outputs Available


APPLICATIONS


- Portable/Battery-Powered Equipment
- Post-Regulation for Switching Supplies
- Noise-Sensitive Circuitry Such as VCOs
- Point of Load Regulation for DSPs, FPGAs, ASICs, and Microprocessors

DESCRIPTION

The TPS732xx family of low-dropout (LDO) voltage regulators uses a new topology: an NMOS pass element in a voltage-follower configuration. This topology is stable using output capacitors with low ESR, and even allows operation without a capacitor. It also provides high reverse blockage (low reverse current) and ground pin current that is nearly constant over all values of output current.

The TPS732xx uses an advanced BiCMOS process to yield high precision while delivering low dropout voltages and low ground pin current. Current consumption, when not enabled, is under 1 μ A and ideal for portable applications. The extremely low output noise (30 μ V_{RMS} with 0.1 μ F C_{NR}) is ideal for powering VCOs. These devices are protected by thermal shutdown and foldback current limit.





Typical Application Circuit for Fixed-Voltage Versions

Figure 1.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SGLS303D-MAY 2005-REVISED MARCH 2009

www.ti.com

ORDERING INFORMATION⁽¹⁾

TJ	V _{OUT} (TYP) ⁽²⁾	PACKAC	θΕ ⁽³⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	Adjustable	SOT23-5 – DBV	Reel of 3000	TPS73201QDBVRQ1	PJOQ
	or 1.2 V ⁽⁴⁾	VSON-8 – DRB	Reel of 3000	TPS73201QDRBRQ1	PSAQ
	1.5 V	SOT23-5 – DBV	Reel of 3000	TPS73215DBVRQ1 (5)	PREVIEW
	1.6 V	SOT23-5 – DBV	Reel of 3000	TPS73216DBVRQ1 (5)	PREVIEW
–40°C to 125°C	1.8 V	SOT23-5 – DBV	Reel of 3000	TPS73218DBVRQ1 ⁽⁵⁾	PREVIEW
	2.5 V	SOT23-5 – DBV	Reel of 3000	TPS73225QDBVRQ1	PJNQ
	3 V	SOT23-5 – DBV	Reel of 3000	TPS73230DBVRQ1 ⁽⁵⁾	PREVIEW
	3.3 V	SOT23-5 – DBV	Reel of 3000	TPS73233DBVRQ1 ⁽⁵⁾	PREVIEW
	5 V	SOT23-5 – DBV	Reel of 3000	TPS73250DBVRQ1 ⁽⁵⁾	PREVIEW

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Custom output voltages from 1.3 V to 4 V in 100-mV increments are available on a quick-turn basis for prototyping. Production quantities are available; minimum order quantities apply. Contact Texas Instruments for details and availability.

(3) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(4) For fixed 1.2-V operation, tie FB to OUT.

(5) Product Preview

ABSOLUTE MAXIMUM RATINGS

over operating junction temperature range unless otherwise noted⁽¹⁾

	TPS732xx	UNIT
V _{IN} range	-0.3 to 6	V
V _{EN} range	-0.3 to 6	V
V _{OUT} range	-0.3 to 5.5	V
Peak output current	Internally limited	
Output short-circuit duration	Indefinite	
Continuous total power dissipation	See Power Dissipation Ratings	
Junction temperature range, T _J	-55 to +150	°C
Storage temperature range	-65 to +150	°C
ESD rating, HBM ⁽²⁾	(H2) 4	kV
ESD rating, CDM ⁽²⁾	(C4) 1	kV
ESD rating, MM ⁽²⁾	(M2) 200	V

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under the Electrical Characteristics is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) ESD Protection Level per AEC Q100 Classification

POWER DISSIPATION RATINGS⁽¹⁾

BOARD	PACKAGE	$\mathbf{R}_{ ext{ heta} \mathbf{JC}}$	$\mathbf{R}_{ heta \mathbf{J} \mathbf{A}}$	DERATING FACTOR ABOVE T _A = 25°C	T _A ≤ 25°C POWER RATING	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Low-K ⁽²⁾	DBV	64°C/W	255°C/W	3.9 mW/°C	390 mW	215 mW	155 mW
High-K ⁽³⁾	DBV	64°C/W	180°C/W	5.6 mW/°C	560 mW	310 mW	225 mW
High-K ⁽³⁾	DRB	1.2°C/W	40°C/W	25.0 mW/°C	2.50 W	1.38 W	1 W

(1) See Power Dissipation in the Application Information section for more information related to thermal design.

(2) The JEDEC Low-K (1s) board design used to derive this data was a 3 inch x 3 inch, two-layer board with 2-ounce copper traces on top of the board.

(3) The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on the top and bottom of the board.



TPS73201-Q1, TPS73215-Q1, TPS73216-Q1 TPS73218-Q1, TPS73225-Q1, TPS73230-Q1 TPS73233-Q1, TPS73250-Q1 SGLS303D-MAY 2005-REVISED MARCH 2009

www.ti.com

ELECTRICAL CHARACTERISTICS

Over operating temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{IN} = V_{OUT(nom)} + 0.5 V^{(1)}$, $I_{OUT} = 10 \text{ mA}$, $V_{EN} = 1.7 \text{ V}$, and $C_{OUT} = 0.1 \mu\text{F}$, unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$

	PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
V _{IN}	Input voltage range	; (1)		1.7		5.5	V
V _{FB}	Internal reference (TPS73201)	$T_J = 25^{\circ}C$	1.198	1.2	1.21	V
	Output voltage rang	ge (TPS73201) ⁽²⁾		V _{FB}		$5.5-V_{DO}$	V
V _{OUT}	Accuracy ⁽¹⁾	Nominal	$T_J = 25^{\circ}C$	-0.5%		+0.5%	
•001		$V_{\text{IN}},I_{\text{OUT}},\text{and}T_{\text{J}}$	$(V_{OUT} + 0.5 V) \le V_{IN} \le 5.5 V,$ 10 mA $\le I_{OUT} \le 250 mA$	-1%	0.5%	+1%	
$\Delta V_{OUT}\%/\Delta V_{IN}$	Line regulation ⁽¹⁾		$(V_{OUT(nom)} + 0.5 V) \le V_{IN} \le 5.5 V$		0.06		%/V
A\/ 9/ /Al	Load regulation		1 mA ≤ I _{OUT} ≤ 250 mA		0.002		%/mA
ΔV _{OUT} %/ΔI _{OUT}	Load regulation		10 mA ≤ I _{OUT} ≤ 250 mA		0.0008		70/IIIA
V _{DO}	Dropout voltage ⁽³⁾ $(V_{IN} = V_{OUT} (nom)$	– 0.1 V)	I _{OUT} = 250 mA		40	150	mV
Z _O (DO)	Output impedance	in dropout	$1.7 \text{ V} \leq \text{V}_{\text{IN}} \leq (\text{V}_{\text{OUT}} + \text{V}_{\text{DO}})$		0.25		Ω
I _{CL}	Output current limit		$V_{OUT} = 0.9 \times V_{OUT(nom)}$	250	425	600	mA
I _{SC}	Short-circuit curren	t	V _{OUT} = 0 V		300		mA
I _{REV}	Reverse leakage c	urrent ⁽⁴⁾ (–I _{IN})	$V_{EN} \le 0.5 \text{ V}, 0 \text{ V} \le V_{IN} \le V_{OUT}$		0.1	10	μA
	Ground nin ourront		$I_{OUT} = 10 \text{ mA} (I_Q)$	$_{\rm HT} = 10 \ {\rm mA} \ ({\rm I}_{\rm Q}) $ 40			
I _{GND}	Ground pin current		I _{OUT} = 250 mA		650	950	μA
I _{SHDN}	Shutdown current (I _{GND})	$V_{EN} \le 0.5 \text{ V}, V_{OUT} \le V_{IN} \le 5.5$		0.02	1	μA
PSRR	Power-supply reject	tion ratio	f = 100 Hz, I _{OUT} = 250 mA		58		dB
ronn	(ripple rejection)		f = 10 kHz, I _{OUT} = 250 mA		37		uв
V	Output noise voltag	je	C_{OUT} = 10 μ F, No C_{NR}	2	27 × V _{OUT}		
V _N	BW = 10 Hz – 100 kHz		C_{OUT} = 10 μ F, C_{NR} = 0.01 μ F	8.5 × V _{OUT}			μV_{RMS}
t _{STR}	Startup time				600		μs
V _{EN} (HI)	Enable high (enabled)			1.7		V _{IN}	٧
V _{EN} (LO)	Enable low (shutdown)			0		0.5	٧
I _{EN} (HI)	Enable pin current (enabled)		V _{EN} = 5.5 V		0.02	0.1	μA
	Thermal shutdown	tomporaturo	Shutdown, Temperature increasing		160		°C
T _{SD}	mermai snutdown	temperature	Reset, Temperature decreasing	140			Ű

(1)

Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 1.7 V, whichever is greater. TPS73201 is tested at $V_{OUT} = 2.5$ V. V_{DO} is not measured for the TPS73215 or TPS73216, because minimum $V_{IN} = 1.7$ V. (2) (3)


(4) Fixed-voltage versions only; see the Application Information section for more information.

SGLS303D-MAY 2005-REVISED MARCH 2009


TEXAS INSTRUMENTS


www.ti.com












4



SGLS303D-MAY 2005-REVISED MARCH 2009

PIN ASSIGNMENTS



NC - No internal connection

[8] IN

7

6

5 ΕN

NC

NC

TERMINAL FUNCTIONS

TERMINAL									
NAME	N	0.	DESCRIPTION						
NAME	DBV	DRB							
IN	1	8	Unregulated input supply						
GND	2	4, Pad	Ground						
EN	3	5	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. See the <i>Shutdown</i> section under <i>Applications Information</i> for more details. EN can be connected to IN if not used.						
NR	4	3	Fixed voltage versions only—connecting an external capacitor to this pin bypasses noise generated by the internal bandgap. This allows output noise to be reduced to low levels.						
FB	4	3	Adjustable voltage version only—this is the input to the control loop error amplifier, and is used to set the output voltage of the device.						
NC	—	2, 6, 7	No internal connection						
OUT	5	1	Output of the regulator. There are no output capacitor requirements for stability.						


SGLS303D-MAY 2005-REVISED MARCH 2009



www.ti.com

TYPICAL CHARACTERISTICS

For all voltage versions at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 0.5 V$, $I_{OUT} = 10 mA$, $V_{EN} = 1.7 V$, and $C_{OUT} = 0.1 \mu$ F, unless otherwise noted



Submit Documentation Feedback

Copyright © 2005–2009, Texas Instruments Incorporated

Product Folder Link(s): TPS73201-Q1 TPS73215-Q1 TPS73216-Q1 TPS73218-Q1 TPS73225-Q1 TPS73230-Q1 TPS73233-Q1 TPS73250-Q1




TPS73201-Q1, TPS73215-Q1, TPS73216-Q1 TPS73218-Q1, TPS73225-Q1, TPS73230-Q1 TPS73233-Q1, TPS73250-Q1

SGLS303D-MAY 2005-REVISED MARCH 2009

TYPICAL CHARACTERISTICS (continued)

For all voltage versions at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 0.5 V$, $I_{OUT} = 10 mA$, $V_{EN} = 1.7 V$, and $C_{OUT} = 0.1 \mu F$, unless otherwise noted



Product Folder Link(s): TPS73201-Q1 TPS73215-Q1 TPS73216-Q1 TPS73218-Q1 TPS73225-Q1 TPS73230-Q1 TPS73233-Q1 TPS73250-Q1


SGLS303D-MAY 2005-REVISED MARCH 2009



www.ti.com

TYPICAL CHARACTERISTICS (continued)

For all voltage versions at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 0.5 \text{ V}$, $I_{OUT} = 10 \text{ mA}$, $V_{EN} = 1.7 \text{ V}$, and $C_{OUT} = 0.1 \mu\text{F}$, unless otherwise noted



Submit Documentation Feedback

Copyright © 2005–2009, Texas Instruments Incorporated

Product Folder Link(s): TPS73201-Q1 TPS73215-Q1 TPS73216-Q1 TPS73218-Q1 TPS73225-Q1 TPS73230-Q1 TPS73233-Q1 TPS73250-Q1




TPS73201-Q1, TPS73215-Q1, TPS73216-Q1 TPS73218-Q1, TPS73225-Q1, TPS73230-Q1 TPS73233-Q1, TPS73250-Q1

SGLS303D-MAY 2005-REVISED MARCH 2009

TYPICAL CHARACTERISTICS (continued)

For all voltage versions at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 0.5 V$, $I_{OUT} = 10 mA$, $V_{EN} = 1.7 V$, and $C_{OUT} = 0.1 \mu$ F, unless otherwise noted



9

SGLS303D-MAY 2005-REVISED MARCH 2009


10



www.ti.com

TYPICAL CHARACTERISTICS (continued)

For all voltage versions at $T_J = 25^{\circ}C$, $V_{IN} = V_{OUT(nom)} + 0.5 V$, $I_{OUT} = 10 mA$, $V_{EN} = 1.7 V$, and $C_{OUT} = 0.1 \mu$ F, unless otherwise noted







APPLICATION INFORMATION

The TPS732xx belongs to a family of new generation LDO regulators that use an NMOS pass transistor to achieve ultra-low-dropout performance, reverse current blockage, and freedom from output capacitor constraints. These features, combined with low noise and an enable input, make the TPS732xx ideal for portable applications. This regulator family offers a wide selection of fixed output voltage versions and an adjustable output version. All versions have thermal and over-current protection, including foldback current limit.

Figure 32 shows the basic circuit connections for the fixed voltage models. Figure 33 gives the connections for the adjustable output version (TPS73201).









 R_1 and R_2 can be calculated for any output voltage using the formula shown in Figure 33. Sample resistor values for common output voltages are shown in Figure 3. For best accuracy, make the parallel combination of R_1 and R_2 approximately 19 k Ω .

Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, it is good analog design practice to connect a 0.1- μ F to 1- μ F low ESR capacitor across the input supply near the regulator. This counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated or the device is located several inches from the power source.

The TPS732xx does not require an output capacitor for stability and has maximum phase margin with no capacitor. It is designed to be stable for all available types and values of capacitors. In applications where $V_{IN} - V_{OUT} < 0.5$ V and multiple low ESR capacitors are in parallel, ringing may occur when the product of C_{OUT} and total ESR drops below 50 nF. Total ESR includes all parasitic resistances, including capacitor ESR and board, socket, and solder joint resistance. In most applications, the sum of capacitor ESR and trace resistance will meet this requirement.

Copyright © 2005–2009, Texas Instruments Incorporated

11

SGLS303D-MAY 2005-REVISED MARCH 2009

Output Noise

A precision band-gap reference is used to generate the internal reference voltage, V_{REF} . This reference is the dominant noise source within the TPS732xx and it generates approximately 32 μV_{RMS} (10 Hz to 100 kHz) at the reference output (NR). The regulator control loop gains up the reference noise with the same gain as the reference voltage, so that the noise voltage of the regulator is approximately given by:

$$V_{\rm N} = 32\mu V_{\rm RMS} \times \frac{(R_1 + R_2)}{R_2} = 32\mu V_{\rm RMS} \times \frac{V_{\rm OUT}}{V_{\rm REF}}$$
(1)

Since the value of V_{REF} is 1.2 V, this relationship reduces to:

$$V_{\rm N}(\mu V_{\rm RMS}) = 27 \left(\frac{\mu V_{\rm RMS}}{V}\right) \times V_{\rm OUT}(V)$$
(2)

for the case of no C_{NR} .

An internal 27-k Ω resistor in series with the noise reduction pin (NR) forms a low-pass filter for the voltage reference when an external noise reduction capacitor, C_{NR} , is connected from NR to ground. For C_{NR} = 10 nF, the total noise in the 10-Hz to 100-kHz bandwidth is reduced by a factor of ~3.2, giving the approximate relationship:

$$V_{\rm N}(\mu V_{\rm RMS}) = 8.5 \left(\frac{\mu V_{\rm RMS}}{V}\right) \times V_{\rm OUT}(V)$$
(3)

for $C_{NR} = 10 \text{ nF}$.

This noise reduction effect is shown as *RMS Noise Voltage vs C_{NR}* in the Typical Characteristics section.

The TPS73201 adjustable version does not have the noise-reduction pin available. However, connecting a feedback capacitor, C_{FB} , from the output to the FB pin will reduce output noise and improve load transient performance.

The TPS732xx uses an internal charge pump to develop an internal supply voltage sufficient to drive the gate of the NMOS pass element above V_{OUT} . The charge pump generates ~250 μ V of switching noise at ~2 MHz; however, charge-pump noise contribution is negligible at the output of the regulator for most values of I_{OUT} and C_{OUT} .

Board Layout Recommendation to Improve PSRR and Noise Performance

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the PCB be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

Internal Current Limit

The TPS732xx internal current limit helps protect the regulator during fault conditions. Foldback helps to protect the regulator from damage during output short-circuit conditions by reducing current limit when V_{OUT} drops below 0.5 V. See Figure 12 in the *Typical Characteristics* section for a graph of I_{OUT} vs V_{OUT} .

Shutdown

12

The Enable pin is active high and is compatible with standard TTL-CMOS levels. V_{EN} below 0.5 V (max) turns the regulator off and drops the ground pin current to approximately 10 nA. When shutdown capability is not required, the Enable pin can be connected to V_{IN} . When a pullup resistor is used, and operation down to 1.8 V is required, use pullup resistor values below 50 k Ω .

Copyright © 2005–2009, Texas Instruments Incorporated

www.ti.com



The TPS732xx uses an NMOS pass transistor to achieve extremely low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the NMOS pass device is in its linear region of operation and the input-to-output resistance is the R_{DS-ON} of the NMOS pass element.

For large step changes in load current, the TPS732xx requires a larger voltage drop from V_{IN} to V_{OUT} to avoid degraded transient response. The boundary of this transient dropout region is approximately twice the dc dropout. Values of $V_{IN} - V_{OUT}$ above this line ensure normal transient response.

Operating in the transient dropout region can cause an increase in recovery time. The time required to recover from a load transient is a function of the magnitude of the change in load current rate, the rate of change in load current, and the available headroom (V_{IN} to V_{OUT} voltage drop). Under worst-case conditions [full-scale instantaneous load change with ($V_{IN} - V_{OUT}$) close to dc dropout levels], the TPS732xx can take a couple of hundred microseconds to return to the specified regulation accuracy.

Transient Response

The low open-loop output impedance provided by the NMOS pass element in a voltage follower configuration allows operation without an output capacitor for many applications. As with any regulator, the addition of a capacitor (nominal value 1 μ F) from the output pin to ground will reduce undershoot magnitude but increase duration. In the adjustable version, the addition of a capacitor, C_{FB}, from the output to the adjust pin will also improve the transient response.

The TPS732xx does not have active pulldown when the output is over-voltage. This allows applications that connect higher voltage sources, such as alternate power supplies, to the output. This also results in an output overshoot of several percent if the load current quickly drops to zero when a capacitor is connected to the output. The duration of overshoot can be reduced by adding a load resistor. The overshoot decays at a rate determined by output capacitor C_{OUT} and the internal/external load resistance. The rate of decay is given by:

(Fixed voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega}$$

(Adjustable voltage version)

$$dV/dt = \frac{V_{OUT}}{C_{OUT} \times 80k\Omega \parallel (R_1 + R_2)}$$

(5)

(4)

Reverse Current

The NMOS pass element of the TPS732xx provides inherent protection against current flow from the output of the regulator to the input when the gate of the pass device is pulled low. To ensure that all charge is removed from the gate of the pass element, the enable pin must be driven low before the input voltage is removed. If this is not done, the pass element may be left on due to stored charge on the gate.

After the enable pin is driven low, no bias voltage is needed on any pin for reverse current blocking. Note that reverse current is specified as the current flowing out of the IN pin due to voltage applied on the OUT pin. There will be additional current flowing into the OUT pin due to the $80-k\Omega$ internal resistor divider to ground (see Figure 2 and Figure 3).

For the TPS73201, reverse current may flow when V_{FB} is more than 1 V above V_{IN} .

SGLS303D-MAY 2005-REVISED MARCH 2009



www.ti.com

Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This limits the dissipation of the regulator, protecting it from damage due to overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least 35°C above the maximum expected ambient condition of your application. This produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS732xx has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS732xx into thermal shutdown will degrade device reliability.

Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are shown in the Power Dissipation Ratings table. Using heavier copper will increase the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers will also improve the heat-sink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current times the voltage drop across the output pass element (V_{IN} to V_{OUT}):

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

(6)

Power dissipation can be minimized by using the lowest possible input voltage necessary to assure the required output voltage.

Package Mounting

Solder pad footprint recommendations for the TPS732xx are presented in the *Solder Pad Recommendations for Surface-Mount Devices* (SBFA015) application bulletin, available from the Texas Instruments web site at www.ti.com.



6-Aug-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TPS73201QDBVRQ1	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	PJOQ	Samples
TPS73201QDRBRQ1	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	PSAQ	Samples
TPS73218QDCQRQ1	PREVIEW	SOT-223	DCQ	6	2500	TBD	Call TI	Call TI	-40 to 125	73218Q	
TPS73225QDBVRQ1	OBSOLETE	SOT-23	DBV	5		TBD	Call TI	Call TI	-40 to 125	PJNQ	
TPS73250QDCQRQ1	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	73250Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

6-Aug-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS73201-Q1, TPS73225-Q1, TPS73250-Q1 :

• Catalog: TPS73201, TPS73225, TPS73250

• Enhanced Product: TPS73201-EP, TPS73225-EP, TPS73250-EP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*	*All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TPS73201QDBVRQ1	SOT-23	DBV	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
	TPS73201QDRBRQ1	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ſ	TPS73250QDCQRQ1	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

25-Jun-2013




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS73201QDBVRQ1	SOT-23	DBV	5	3000	203.0	203.0	35.0
TPS73201QDRBRQ1	SON	DRB	8	3000	367.0	367.0	35.0
TPS73250QDCQRQ1	SOT-223	DCQ	6	2500	358.0	335.0	35.0

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:


A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.




DCQ (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



- A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Controlling dimension in inches.
 - Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.
 - Lead width dimension does not include dambar protrusion.
- Lead width and thickness dimensions apply to solder plated leads.
- G. Interlead flash allow 0.008 inch max.
- H. Gate burr/protrusion max. 0.006 inch.
- I. Datums A and B are to be determined at Datum H.






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. Please refer to the product data sheet for specific via and thermal dissipation requirements.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



THERMAL PAD MECHANICAL DATA

DRB (S-PVSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).


For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.









- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated