

SBOS914F - OCTOBER 2018 - REVISED APRIL 2021

INA592

INA592 High-Precision, Wide-Bandwidth e-trim™ Difference Amplifier

1 Features

- G = 1/2 amplifier
- G = 2 amplifier

TEXAS

Instruments

- Low offset voltage: 40 µV (maximum)
- Low offset voltage drift: ±2 µV/°C (maximum)
- Low noise: 18 nV/√Hz at 1 kHz
- Low gain error: ±0.03% (maximum)
- High common-mode rejection: 88 dB (minimum)
- Wide bandwidth: 2 MHz GBW
- Low quiescent current: 1.1 mA per amplifier
- High slew rate: 18 V/µs
- High capacitive load drive capability: 500 pF
- Wide supply range:
 - Single supply: 4.5 V to 36 V
 - Dual supply: ±2.25 V to ±18 V
- Specified temperature range:
 - -40°C to +125°C
- Packages: 8-Pin MSOP and SOIC, 10-pin VSON

2 Applications

- AC drive position feedback
- Servo drive position feedback
- Condition monitoring module (voltage, current)
- Power supply module
- Semiconductor test

3 Description


The INA592 device is a low-power, wide bandwidth difference amplifier consisting of a operational amplifier (op amp) and a precision resistor network. Excellent tracking of resistors (TCR) maintains gain accuracy and common-mode rejection over temperature. Unique features such as low offset 40 μV (maximum), low offset drift (2 μV/°C maximum) high slew rate (18 V/µs), and high capacitive load drive of up to 500 pF make the INA592 a robust, high-performance difference amplifier for high-voltage industrial applications. The common-mode range of the internal op amp extends to the negative supply, enabling the device to operate in single-supply applications. The device operates on single (4.5 V to 36 V) or dual supplies (± 2.25 V to ± 18 V).

The difference amplifier is the foundation of many commonly used circuits. The INA592 provides this circuit function without using an expensive precision resistor network.


Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)	
	SOIC (8)	4.90 mm × 3.91 mm	
INA592	VSSOP (8)	3.00 mm × 3.00 mm	
	VSON (10)	3.00 mm × 3.00 mm	

For all available packages, see the package option addendum at the end of the data sheet.



INA592D/DGK in a Differential Input Data **Acquisition Application**



Typical Distribution of Offset Voltage (RTO) $G = 1/2, V_S = \pm 18 V$



Table of Contents

1 Features		8.4 Device Functional Modes	
2 Applications		9 Application and Implementation	
3 Description		9.1 Application Information	
4 Revision History		9.2 Typical Applications	
5 Device Comparison Table		10 Power Supply Recommendations	
6 Pin Configuration and Functions		11 Layout	
7 Specifications		11.1 Layout Guidelines	
7.1 Absolute Maximum Ratings		11.2 Layout Example	
7.2 ESD Ratings		12 Device and Documentation Support	
7.3 Recommended Operating Conditions		12.1 Documentation Support	
7.4 Thermal Information		12.2 Receiving Notification of Documentati	
7.5 Electrical Characteristics: G = 1/2		12.3 Support Resources	
7.6 Electrical Characteristics: G = 2		12.4 Trademarks	
7.7 Typical Characteristics		12.5 Electrostatic Discharge Caution	
8 Detailed Description		12.6 Glossary	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	34
8.3 Feature Description	23		
Changes from Revision E (February 2021)			Page
Changed DRC (VSON-10) package from	advanced ii	nformation (preview) to production data (ac	tive)1
Changes from Revision D (December 2020			Page
 Changed D (SOIC-8) package from advar 	nced inform	ation (preview) to production data (active)	1
Changes from Revision C (November 2020	0) to Revis	ion D (December 2020)	Page
Added DRC (VSON-10) advanced information	ation (previ	ew) package and associated content	1
Changes from Revision B (February 2020)	to Revisio	on C (November 2020)	Page
· Added D (SOIC-8) advanced information	(preview) pa	ackage and associated content	1
 Changed common-mode voltage show co 	rrect equat	on	5
		nmon-mode	
		on	
		mode	
		it Current (sourcing) $G = \frac{1}{2}$, Y-axis unit fron	
Changes from Revision A (December 2018	8) to Revisi	on B (February 2020)	
	<u> </u>		Page
	rator, outpu	t on pin 6 from (V+) / 2 to (V+) / 3	

5 Device Comparison Table

DEVICE	DESCRIPTION	GAIN EQUATION
INA592	High-precision, wide-bandwidth e-trim™ difference amplifier	G = 0.5 V/V or 2 V/V
INA159	G = 0.2 V differential amplifier for ±10-V to 3-V and 5-V conversion	G = 0.2 V/V
INA137	Audio differential line receiver ±6 dB (G = 1/2 or 2)	G = 0.5 V/V or 2 V/V
INA132	Low power, single-supply difference amplifier	G = 1 V/V
INA819	35-μV offset, 0.4 μV/°C V _{OS} drift, 8-nV/√ Hz noise, low-power, precision instrumentation amplifier	G = 1 + 50 kΩ / RG
INA821	35-μV offset, 0.4 μV/°C V _{OS} drift, 7-nV/√ Hz noise, high-bandwidth, precision instrumentation amplifier	G = 1 + 49.4 kΩ / RG
INA333	25-μV V _{OS} , 0.1 μV/°C V _{OS} drift, 1.8-V to 5-V, RRO, 50-μA I _Q , chopper-stabilized INA	G = 1 + 100 kΩ / RG
PGA280	20-mV to ±10-V programmable gain IA with 3-V or 5-V differential output; analog supply up to ±18 V	Digital programmable
PGA112	Precision programmable gain op amp with SPI	Digital programmable

6 Pin Configuration and Functions




Figure 6-1. D (8-Pin SOIC) and DGK (8-Pin VSSOP)
Packages, Top View




Figure 6-2. DRC (10-Pin VSON With Thermal Pad)
Package, Top View

Table 6-1. Pin Functions

	PIN					
	N	O.	I/O	DESCRIPTION		
NAME	D (SOIC), DGK (VSSOP)	DRC (VSON)		2-200.11.000		
+IN	3	4	I	12-kΩ resistor to noninverting terminal of op amp. Used as positive input in $G = \frac{1}{2}$ configuration. Used as reference pin in $G = 2$ configuration.		
-IN	2	3	I	12-kΩ resistor to inverting terminal of op amp. Used as negative input in G = ½ configuration. Connect to output in G = 2 configuration.		
+INOP	_	10	I	Direct connection to noninverting terminal of op amp		
-INOP	_	1	I	Direct connection to inverting terminal of op amp		
NC	8	9	_	No internal connection (can be left floating)		
OUT	6	7	0	Output		
REF	1	2	I	6 -kΩ resistor to noninverting terminal of op amp. Used as reference pin in $G = \frac{1}{2}$ configuration. Used as positive input in $G = 2$ configuration.		
SENSE	5	6	I	6-kΩ resistor to inverting terminal of op amp. Connect to output in G = ½ configuration. Used as negative input in G = 2 configuration.		
V+	7	8	_	Positive (highest) power supply		
V-	4	5	_	Negative (lowest) power supply		



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN MAX	UNIT
V±	Single supply, (V+) to (V–)	36	V
V±	Dual supply, (V+) – (V–)	±18	
I _{IN}	Input current	10	mA
Is	Output short circuit (to ground)	Continuous	
T _A	Operating temperature	- 55 125	°C
TJ	Junction temperature	- 55 125	°C
T _{stg}	Storage temperature	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Theseare stress ratings only, which do not imply functional operation of the device at these or anyother conditions beyond those indicated under Section 7.3. Exposure to absolute-maximum-rated conditions for extended periods mayaffect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±500	V
V _(ESD)	Liectiostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	·

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM MAX	UNIT
V± Supply voltage	Single supply, V _S = (V+)	4.5	36	V	
	Supply voltage	Dual supply, V _S = (V+) – (V–)	±2.25	±18	V
T _A	Specified temperature		-40	125	°C

7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	D	DGK	DRC	UNIT
		8 PINS	8 PINS	10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	115	158	47.4	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	52.4	48.6	49.6	°C/W
R _{θJB}	Junction-to-board thermal resistance	59.2	78.7	21.0	°C/W
ΨЈТ	Junction-to-top characterization parameter	9.5	3.9	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	58.3	77.3	20.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	5.3	5.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

7.5 Electrical Characteristics: G = 1/2

at T_A = 25°C, V_S = ±2.25 V to ±18 V, V_{CM} = V_{OUT} = V_S / 2, R_L = 10 k Ω connected to ground, and REF pin connected to ground (unless otherwise noted)

	unless otherwise n ARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
	VOLTAGE (RTO) ⁽¹⁾	1201					
011021		RTO V ₀ = +2 25 V to +3	V V _{CM} = -3 V		+14	±40	
V _{OS}	Input offset voltage	RTO, $V_S = \pm 3 \text{ V to } \pm 18 \text{ V}$ ± 14				±40	μV
dV _{OS} /dT	Input offset voltage drift	1110, 15 20 10 210 1			±0.7	±2.0	μV/°C
PSRR	Power-supply rejection ratio	V _S = ±3 V to ±18 V			±0.5	±5	μV/V
INPUT V							
V _{CM}	Common-mode voltage	V _O = 0 V		3[(V-)-0.1] -2V _{REF}		3(V+)-2V _{REF}	V
				88	100		
	Common-mode	RTO, $3 [(V-) - 0.1 V)]$ $\leq V_{CM} \leq 3 [(V+) - 3 V]$	T _A = -40°C to +125°C	82	90		
CMRR	rejection ratio	jection ratio		88	100		dB
		RTO, $3 [(V+) - 1.5 V)]$ $\leq V_{CM} \leq 3 [(V+))]$	T _A = -40°C to +125°C	72	90		
INPUT IN	MPEDANCE ⁽²⁾						
Z _{id}	Differential	V _O = 0 V			24		kΩ
Z _{ic}	Common-mode				9		kΩ
GAIN	II.						
G	Initial				1/2		V/V
GE	Gain error	V _O = -10 V to +10 V, V _S = ±15 V			±0.01	±0.03	%
	Gain drift ⁽³⁾				±0.2	±0.5	ppm/°C
	Gain nonlinearity	$V_{O} = -10 \text{ V to } +10 \text{ V, } V_{S} =$	= ±15 V		1		ppm
OUTPUT							
	Output votlage	Positive rail		(V+) – 170	(V+) - 220	.,
Vo	swing	Negative rail		('	V-) + 190	(V-) + 220	mV
I _{sc}	Short-circuit current				±65	, ,	mA
NOISE	1						
En	Output voltage noise	f = 0.1 Hz to 10 Hz, RTO			3		μVрр
e _n	Output voltage noise density	f = 1 kHz, RTO			18		nV/√Hz
FREQUE	NCY RESPONSE						
BW	Small-signal –3 dB- bandwidth				2.0		MHz
SR	Slew rate				18		V/µs
+	Sattling time	To 0.1% of final value, V _C	= 10-V step		1		110
t _S	Settling time	To 0.01% of final value, V	O = 10-V step		1.3		μs
THD+N	Total harmonic distortion + noise	f = 1 kHz, V _O = 2.8 V _{RMS}			0.00038		%
	Noise floor, RTO	80-kHz bandwidth, V _O = 3	3.5 V _{RMS}		-116		dB
t _{DR}	Overload recovery time				200		ns



7.5 Electrical Characteristics: G = 1/2 (continued)

at T_A = 25°C, V_S = ±2.25 V to ±18 V, V_{CM} = V_{OUT} = V_S / 2, R_L = 10 k Ω connected to ground, and REF pin connected to ground (unless otherwise noted)

	(4	. /					
I	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
POWER	SUPPLY						
					1.1	1.2	mA
IQ	Quiescent current	I _O = 0 mA	T _A = -40°C to +125°C			1.5	mA

- (1) Includes effects of input bias and offset currents of amplifier.
- (2) Resistors are ratio matched but have ±20% absolute value.
- (3) Specified by wafer test to 95% confidence level.

7.6 Electrical Characteristics: G = 2

at T_A = 25°C, V_S = ±2.25 V to ±18 V, V_{CM} = V_{OUT} = V_S / 2, R_L = 10 k Ω connected to ground, and REF pin connected to ground (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET	VOLTAGE (RTO)(1)						
V _{OS}	Input offset voltage	$V_S = \pm 2.25 \text{ V to } \pm 3 \text{ V},$ $V_{CM} = -1.5 \text{ V}$			±28	±80	μV
		$V_S = \pm 3 \text{ V to } \pm 18 \text{ V}$			±28	±80	
dV _{OS} /dT	Input offset voltage drift				±1.4	±4	μV/°C
PSRR	Power-supply rejection ratio				±1	±5	μV/V
INPUT V	OLTAGE						
V _{CM}	Common-mode voltage	V _O = 0 V		3/2[(V-)-0.1]- 0.5V _{REF}		3/2(V+)-0.5V _{REF}	V
		DTO 4.5 (0/.) 0.4 (0)		82	94		
CMRR	Common-mode	RTO, $1.5 [(V-) - 0.1 V)]$ $\leq V_{CM} \leq 1.5 [(V+) - 3 V]$	T _A = -40°C to +125°C	80	84		٩D
CIVIRK	rejection ratio	DTO 4.5 (\(\(\lambda\)\) 4.5 \(\lambda\)		82	94		dB
		RTO, 1.5 [(V+) – 1.5 V)] ≤ V _{CM} ≤ 1.5 (V+)	T _A = -40°C to +125°C	65	84		
INPUT IN	MPEDANCE ⁽²⁾						
Z _{id}	Differential	V _O = 0 V			12		kΩ
Z _{ic}	Common-mode				9		kΩ
GAIN							
G	Initial				2		V/V
GE	Gain error	$V_{O} = -10 \text{ V to } +10 \text{ V, } V_{S} =$	±15 V		±0.01	±0.03	%
	Gain drift ⁽³⁾				±0.25	±0.5	ppm/°C
	Gain nonlinearity	$V_{O} = -10 \text{ V to } +10 \text{ V, } V_{S} =$	±15 V		1		ppm
OUTPUT	•						
Vo	Output voltage	Positive rail			(V+) – 130	(V+) – 180	mV
	swing	Negative rail			(V-) + 140	(V−) + 180	
I _{SC}	Short-circuit current				±65		mA
NOISE							
En	Output voltage noise	f = 0.1 Hz to 10 Hz, RTO			6		μ∨рр
e _n	Output voltage noise density	f = 1 kHz, RTO			36		nV/√ Hz

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

7.6 Electrical Characteristics: G = 2 (continued)

at T_A = 25°C, V_S = ± 2.25 V to ± 18 V, V_{CM} = V_{OUT} = V_S / 2, R_L = 10 k Ω connected to ground, and REF pin connected to ground (unless otherwise noted)

ı	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT	
FREQUE	ENCY RESPONSE							
BW	Small-signal –3 dB- bandwidth				0.8		MHz	
SR	Slew rate				18		V/µs	
	Cattlina atima	To 0.1% of final valu	e, V _O = 10-V step		1.0			
t _S	Settling time	To 0.01% of final val	ue, V _O = 10-V step		1.7		μs	
THD+N	Total harmonic distortion + noise	f = 1 kHz, V _O = 2.8 V _{RMS}			0.00066		%	
	Noise floor, RTO	80-kHz bandwidth, $V_O = 3.5 V_{RMS}$			-110		dB	
t _{DR}	Overload recovery time				200		ns	
POWER	SUPPLY	ı						
					1.1	1.2		
IQ	Quiescent current	I _O = 0 mA	T _A = -40°C to +125°C			1.5	mA	

⁽¹⁾ Includes effects of input bias and offset currents of amplifier.

⁽²⁾ Resistors are ratio matched but have ±20% absolute value.

⁽³⁾ Specified by wafer test to 95% confidence level.



7.7 Typical Characteristics

Table 7-1. Table of Graphs

DESCRIPTION	FIGURE
Typical Distribution of Offset Voltage (RTO) G= 1/2, V _S = ±2.25 V	Figure 7-1
Typical Distribution of Offset Voltage (RTO) G= 2, , $V_S = \pm 2.25 \text{ V}$	Figure 7-2
Typical Distribution of Offset Voltage (RTO) G= 1/2, , V _S = ±18 V	Figure 7-3
Typical Distribution of Offset Voltage (RTO) G= 2, V _S = ±18 V	Figure 7-4
Typical Distribution of Offset Voltage Drift (RTO) G = 1/2	Figure 7-5
Typical Distribution of Offset Voltage Drift (RTO) G = 2	Figure 7-6
Output Offset Voltage vs Temperature G = 1/2	Figure 7-7
Output Offset Voltage vs Temperature G = 2	Figure 7-8
Offset Voltage vs Common-Mode Voltage G = 1/2	Figure 7-9
Offset Voltage vs Common-Mode Voltage G = 2	Figure 7-10
Input Bias Current vs Temperature G = 1/2 and G = 2	Figure 7-11
Input Offset Current vs Temperature	Figure 7-12
Input Bias Current vs Common Mode Voltage G = 1/2	Figure 7-13
Input Bias Current vs Common Mode Voltage G = 2	Figure 7-14
Typical CMRR Distribution G = 1/2, V _S = ±2.25 V	Figure 7-15
Typical CMRR Distribution G = 2, V _S = ±2.25 V	Figure 7-16
Typical CMRR Distribution G = 1/2, V _S = ±18 V	Figure 7-17
Typical CMRR Distribution G = 2, V _S = ±18 V	Figure 7-18
CMRR vs Temperature G = 1/2	Figure 7-19
CMRR vs Temperature G = 2	Figure 7-20
Common-Mode Rejection Ratio vs Frequency (RTI) G = 1/2 and 2	Figure 7-21
Maximum Output Voltage vs Frequency	Figure 7-22
PSRR vs Temperature G = 1/2	Figure 7-23
PSRR vs Temperature G = 2	Figure 7-24
PSRR vs Frequency (RTI) G = 1/2	Figure 7-25
PSRR vs Frequency (RTI) G = 2	Figure 7-26
Typical Distribution of Gain Error G = 1/2, Vs = ±2.25V	Figure 7-27
Typical Distribution of Gain Error G = 2, Vs = ±2.25V	Figure 7-28
Gain Error vs Temperature G = 1 /2	Figure 7-29
Gain Error vs Temperature G = 2	Figure 7-30
Closed-Loop Gain vs Frequency G = 1/2	Figure 7-31
Closed-Loop Gain vs Frequency G = 2	Figure 7-32
Voltage Noise Spectral Density vs Frequency (RTI) G = 1/2	Figure 7-33
Voltage Noise Spectral Density vs Frequency (RTI) G = 2	Figure 7-34
0.1-Hz to 10-Hz RTI Voltage Noise G = 1/2	Figure 7-35
0.1-Hz to 10-Hz RTI Voltage Noise G = 2	Figure 7-36
Integrated Output Voltage Noise vs Noise Bandwidth G = 1/2	Figure 7-37
Integrated Output Voltage Noise vs Noise Bandwidth G = 2	Figure 7-38
Positive Output Voltage vs Output Current (sourcing) G = 1/2	Figure 7-39
Positive Output Voltage vs Output Current (sourcing) G = 2	Figure 7-40
Negative Output Voltage vs Output Current (sinking) G = 1/2	Figure 7-41
Negative Output Voltage vs Output Current (sinking) G = 2	Figure 7-42

7.7 Typical Characteristics

at T_A = 25°C, V_S = ±18 V, V_{CM} = V_{OUT} = V_S / 2, R_L = 10 k Ω , REF pin connected to ground, and G = 1/2 (unless otherwise noted)

Table 7-1. Table of Graphs (continued)


DESCRIPTION	FIGURE
Settling Time G = 1/2	Figure 7-43
Settling Time G = 2	Figure 7-44
Large Signal Step Response G = 1/2	Figure 7-45
Large Signal Step Response G =2	Figure 7-46
Slew Rate over Temperature	Figure 7-47
Overload Recovery (Normalized to 0V)	Figure 7-48
Small-Signal Overshoot vs Capacitive Load G = 1/2	Figure 7-49
Small-Signal Overshoot vs Capacitive Load G = 2	Figure 7-50
Small-Signal Step Response G = 1/2	Figure 7-51
Small-Signal Step Response G = 2	Figure 7-52
THD+N vs Frequency G = 1/2	Figure 7-53
THD+N vs Frequency G = 2	Figure 7-54
THD+N Ratio vs Output Amplitude G = 1/2	Figure 7-55
THD+N Ratio vs Output Amplitude G = 2	Figure 7-56
Supply Current vs Temperature G = 1/2	Figure 7-57
Supply Current vs Temperature G = 2	Figure 7-58
Supply Current vs Supply Voltage G = 1/2	Figure 7-59
Supply Current vs Supply Voltage G = 2	Figure 7-60
Short Circuit Current vs Temperature G = 1/2	Figure 7-61
Short Circuit Current vs Temperature G = 2	Figure 7-62
Differential-Mode EMI Rejection Ratio G = 1/2	Figure 7-63
Differential-Mode EMI Rejection Ratio G = 2	Figure 7-64
Common-Mode EMI Rejection Ratio G = 1/2	Figure 7-65
Common-Mode EMI Rejection Ratio G = 2	Figure 7-66
Input Common-Mode Voltage vs Output Voltage G = 1/2, Bipolar Supply	Figure 7-67
Input Common-Mode Voltage vs Output Voltage G= 2, Bipolar Supply	Figure 7-68
Input Common-Mode Voltage vs Output Voltage G = 1/2, 5-V Supply	Figure 7-69
Input Common-Mode Voltage vs Output Voltage G = 2, 5-V Supply	Figure 7-70
Input Common-Mode Voltage vs Output Voltage G = 1/2, 36-V Supply	Figure 7-71
Input Common-Mode Voltage vs Output Voltage G = 2, 36-V Supply	Figure 7-72
Closed-Loop Output Impedance vs Frequency	Figure 7-73



7.7 Typical Characteristics

at T_A = 25°C, V_S = ±18 V, V_{CM} = V_{OUT} = V_S / 2, R_L = 10 k Ω , REF pin connected to ground, and G = 1/2 (unless otherwise noted)


50%



40% Total Amplifiers (%) 30% 20% 10% -60 -20 0 20 Offset Voltage (μ V) 60 -80 80 N = 470Mean = 1.64 μV Std. Dev. = $5.82 \mu V$ G = 2 $V_S = \pm 2.25 V$ $V_{CM} = -3 V$

Figure 7-1. Typical Distribution of Offset Voltage (RTO)

Figure 7-2. Typical Distribution of Offset Voltage (RTO)







Figure 7-3. Typical Distribution of Offset Voltage (RTO)

Figure 7-4. Typical Distribution of Offset Voltage (RTO)







Figure 7-6. Typical Distribution of Offset Voltage Drift (RTO)





at T_A = 25°C, V_S = ±18 V, V_{CM} = V_{OUT} = V_S / 2, R_L = 10 k Ω , REF pin connected to ground, and G = 1/2 (unless otherwise noted)





Figure 7-17. Typical CMRR Distribution

Figure 7-18. Typical CMRR Distribution





at T_A = 25°C, V_S = ±18 V, V_{CM} = V_{OUT} = V_S / 2, R_L = 10 k Ω , REF pin connected to ground, and G = 1/2 (unless otherwise noted)




Figure 7-29. Gain Error vs Temperature

Figure 7-30. Gain Error vs Temperature

at T_A = 25°C, V_S = ±18 V, V_{CM} = V_{OUT} = V_S / 2, R_L = 10 k Ω , REF pin connected to ground, and G = 1/2 (unless otherwise noted)




Figure 7-35. 0.1-Hz to 10-Hz RTI Voltage Noise


G = 1/2

Figure 7-36. 0.1-Hz to 10-Hz RTI Voltage Noise

G = 2




at T_A = 25°C, V_S = ±18 V, V_{CM} = V_{OUT} = V_S / 2, R_L = 10 k Ω , REF pin connected to ground, and G = 1/2 (unless otherwise noted)





(Sinking)

(Sinking)












at T_A = 25°C, V_S = ±18 V, V_{CM} = V_{OUT} = V_S / 2, R_L = 10 k Ω , REF pin connected to ground, and G = 1/2 (unless otherwise noted)




G = 1/2

Frequency (Hz)

Figure 7-65. Common-Mode EMI Rejection Ratio

Figure 7-66. Common-Mode EMI Rejection Ratio

G = 2







Figure 7-67. Input Common-Mode Voltage vs Output Voltage

Figure 7-68. Input Common-Mode Voltage vs Output Voltage







Figure 7-69. Input Common-Mode Voltage vs Output Voltage

Figure 7-70. Input Common-Mode Voltage vs Output Voltage







Figure 7-71. Input Common-Mode Voltage vs Output Voltage

Figure 7-72. Input Common-Mode Voltage vs Output Voltage






8 Detailed Description

8.1 Overview

The INA592 consists of a high precision, e-trim[™] op amp and four trimmed resistors. These resistors can be connected to make a wide variety of amplifier configurations, including difference, noninverting, and inverting configurations. Using the on-chip resistors of the INA592 provides the designer with several advantages over a discrete design. The INA59 also includes internal compensation capacitors, as shown in *Section 8.2*.

8.2 Functional Block Diagram



8.3 Feature Description

Much of the dc performance of op amp circuits depends on the accuracy of the surrounding resistors. The resistors on the INA592 are laid out to be tightly matched. The resistors of each part are matched on-chip and tested for their matching accuracy. As a result of this trimming and testing, the INA592 provides high accuracy for specifications such as gain drift, common-mode rejection, and gain error.

8.4 Device Functional Modes

The INA592 can measure voltages beyond the rails. For the $G = \frac{1}{2}$ and G = 2 difference amplifier configurations, see the input voltage range in Section 7.5 and Section 7.6 for details. The INA592 can be configured in several ways; see Figure 9-5 to Figure 9-9. These configurations rely on the internal, matched resistors,; therefore all of these configurations have excellent gain accuracy and gain drift.

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

Figure 9-1 shows the basic connections required for operation of the INA592. Connect power supply bypass capacitors close to the device pins.

The differential input signal is connected to pins 2 and 3 as shown. The source impedances connected to the inputs must be nearly equal to provide good common-mode rejection. An $8-\Omega$ mismatch in source impedance degrades the common-mode rejection of a typical device to approximately 80 dB. Gain accuracy is also slightly affected. If the source has a known impedance mismatch, use an additional resistor in series with one input to preserve good common-mode rejection.

9.2 Typical Applications

9.2.1 Basic Power Supply and Signal Connections




Figure 9-1. Basic Power Supply and Signal Connections

9.2.1.1 Design Requirements

For the application shown in Figure 9-1, the design requirements are:

- Gain of G = 1/2
- Offset of output voltage Vout_{OS} = 0 V

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

9.2.1.2 Detailed Design Procedure


9.2.1.2.1 Operating Voltage

The INA592 operates from single (4.5 V to 36 V) or dual (±2.25 V to ±18 V) supplies with excellent performance. Specifications are production tested with 5-V and ±15-V supplies. Most behavior remains unchanged throughout the full operating voltage range. Parameters that vary significantly with operating voltage are shown in the Section 7.7. The internal op amp in the INA592 is a single-supply design. This design allows linear operation with the op amp common-mode voltage equal to, or slightly less than V– (or single-supply ground). Although input voltages on pins 2 and 3 that are bless than the negative supply voltage do not damage the device, operation in this region is not recommended. Transient conditions at the inverting input terminal less than the negative supply can cause a positive feedback condition that could lock the device output to the negative rail.

The INA592 can accurately measure differential signals that are greater than the positive power supply. For example in $G = \frac{1}{2}$, the linear common-mode range extends to nearly three times the positive power-supply voltage; see the Typical Characteristics as well as Section 9.2.1.2.3.

9.2.1.2.2 Offset Voltage Trim

The INA592 is production trimmed for low offset voltage and drift. Most applications require no external offset adjustment. Figure 9-2 shows an optional circuit for trimming the output offset voltage. The output is referred to the output reference terminal (pin 1), which is normally grounded. A voltage applied to the REF pin is summed with the output signal. This summing operation can be used to null offset voltage. To maintain good common-mode rejection, the source impedance of a signal applied to the REF pin must be less than 8 Ω . For low impedance at the REF pin, the trim voltage can be buffered with an op amp, such as the OPA177.



NOTE: For $\pm 750 \,\mu\text{V}$ range, R = 158 k Ω .

Copyright © 2017, Texas Instruments Incorporated

Figure 9-2. Offset Adjustment

9.2.1.2.3 Input Voltage Range

The INA592 is able to measure input voltages beyond the supply rails. The internal resistors divide down the voltage before the voltage reaches the internal op amp, and provide protection to the op amp inputs. Figure 9-3 shows an example of how the voltage division works in a difference-amplifier configuration. For the INA592 to measure correctly, the input voltages at the input nodes of the internal op amp must stay less than 0.1 V of the positive supply rail, and can exceed the negative supply rail by 0.1 V. See Section 10 for more details.




Figure 9-3. Voltage Division in the Difference Amplifier Configuration

The INA592 has integrated ESD diodes at the inputs that provide overvoltage protection. This feature simplifies system design by eliminating the need for additional external protection circuitry, and enables a more robust system. The voltages at any of the inputs of the devices in $G = \frac{1}{2}$ configuration with ± 18 -V supplies can safely range from ± 10 -V up to ± 10 -V. For example, on ± 10 -V supplies, input voltages can go as high as ± 30 V.

9.2.1.2.4 Capacitive Load Drive Capability

The INA592 can drive large capacitive loads, even at low supplies. The device is stable with a 500-pF load; see Section 7.7.

9.2.1.3 Application Curve

The interaction between the output stage of an operational amplifier (op amp) and capacitive loads can impact the stability of the circuit. Throughout the industry, op-amp output-stage requirements have changed greatly since their original creation. Classic output stages with the class-AB, common-emitter, bipolar-junction transistor (BJT) have now been replaced with common-collector BJT and common-drain, complementary metal-oxide semiconductor (CMOS) devices. Both of these technologies enable rail-to-rail output voltages for single-supply and battery-powered applications. A result of changing these output-stage structures is that the op-amp open-loop output impedance (Z_0) changed from the largely resistive behavior of early BJT op amps to a frequency-dependent Z_0 that features capacitive, resistive, and inductive portions. Proper understanding of Z_0 over frequency, and also the resulting closed-loop output impedance over frequency, is crucial for the understanding of loop-gain, bandwidth, and stability analysis. Figure 9-4 shows how the INA592 closed-loop output impedance varies over frequency.





Figure 9-4. Closed-Loop Output Impedance vs Frequency

9.2.2 Additional Applications

The INA592 can be combined with op amps to form a complete instrumentation amplifier with specialized performance characteristics, as shown in Figure 9-5.




Copyright © 2017, Texas Instruments Incorporated

Figure 9-5. Precision Instrumentation Amplifier

Texas Instruments offers many complete high-performance instrumentation amplifiers (IAs). See Table 9-1 for some of the products with related performance.

Table 9-1. Recommended Products to Use With the INA592

A1, A2	FEATURE	SIMILAR TI IA		
OPA27	Low noise	INA103		
OPA129	Ultra-low bias current (fA)	INA116		
OPA177	Low offset drift, low noise	INA114, INA128		
OPA2130	Low power, FET-input (pA)	INA111		
OPA2234	Single supply, precision, low power	INA122. INA118		
OPA2237	SIngle supply, low power, 8-pin MSOP	INA122, INA126		



Copyright © 2017, Texas Instruments Incorporated

Figure 9-6. Low Power, High-Output Current Precision Difference Amplifier




Figure 9-7. Pseudoground Generator

Submit Document Feedback




Figure 9-8. Differential Input Data Acquisition




Figure 9-9. Precision Voltage-to-Current Conversion



The difference amplifier is a highly versatile building block that is useful in a wide variety of applications. See the INA105 data sheet for additional applications ideas, including:

- Current receiver with compliance to rails
- Precision unity-gain inverting amplifier
- ±10-V precision voltage reference
- ±5-V precision voltage reference
- · Precision unity-gain buffer
- Precision average value amplifier
- Precision G = 2 amplifier
- Precision summing amplifier
- Precision G = 1/2 amplifier
- · Precision bipolar offsetting
- · Precision summing amplifier with gain
- Instrumentation amplifier guard drive generator
- Precision summing instrumentation amplifier
- · Precision absolute value buffer
- · Precision voltage-to-current converter with differential inputs
- Differential input voltage-to-current converter for low IOUT
- · Isolating current source
- Differential output difference amplifier
- Isolating current source with buffering amplifier for greater accuracy
- Window comparator with window span and window center inputs
- · Precision voltage-controlled current source with buffered differential inputs and gain
- Digitally controlled gain of ±1 amplifier

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

10 Power Supply Recommendations

The nominal performance of the INA592 is specified with a supply voltage of ±15 V and midsupply reference voltage. The device operates using power supplies from ±2.25 V (4.5 V) to ±18 V (36 V) and non midsupply reference voltages with excellent performance. Parameters that can vary significantly with operating voltage and reference voltage are shown in Section 7.7.

11 Layout


11.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use good PCB layout practices, including:

- Make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals.
- Noise propagates into analog circuitry through the power pins of the circuit as a whole and of the device.
 Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Place the external components as close to the device as possible.
- Keep the traces as short as possible.



11.2 Layout Example







Figure 11-1. Example Schematic and Associated PCB Layout for SOIC and VSSOP Packages








Figure 11-2. Example Schematic and Associated PCB Layout for VSON Package



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Universal Difference Amplifier Evaluation Module user's guide
- Texas Instruments, Precision Signal-Conditioning Solutions for Motor-Control Position Feedback technical brief

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

e-trim[™] and TI E2E[™] are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

www.ti.com 4-Jul-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA592IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	1OK6	Samples
INA592IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG SN	Level-2-260C-1 YEAR	-40 to 125	1OK6	Samples
INA592IDR	ACTIVE	SOIC	D	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA592	Samples
INA592IDRCR	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	IN592	Samples
INA592IDRCT	ACTIVE	VSON	DRC	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	IN592	Samples
INA592IDT	ACTIVE	SOIC	D	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA592	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 4-Jul-2023


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Jul-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA592IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA592IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA592IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA592IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA592IDR	SOIC	D	8	3000	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA592IDRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
INA592IDRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
INA592IDT	SOIC	D	8	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 15-Jul-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA592IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA592IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA592IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
INA592IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
INA592IDR	SOIC	D	8	3000	356.0	356.0	35.0
INA592IDRCR	VSON	DRC	10	3000	367.0	367.0	35.0
INA592IDRCT	VSON	DRC	10	250	210.0	185.0	35.0
INA592IDT	SOIC	D	8	250	210.0	185.0	35.0

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



3 x 3, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






PLASTIC SMALL OUTLINE - NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated