

HC-5524

Subscriber Line Interface Circuit

March 1993

Features

- DI Monolithic High Voltage Process
- Compatible with Worldwide PBX and DLC Performance Requirements
- Controlled Supply of Battery Feed Current With Programmable Current
- Operates with 5V Positive Supply (V_B+)
- Internal Ring Relay Driver and a Utility Relay Driver
- High Impedance Mode for Subscriber Loop
- High Temperature Alarm Output
- Low Power Consumption During Standby Functions
- Switch Hook, Ground Key, and Ring Trip Detection
- Selective Power Denial to Subscriber
- Voice Path Active During Power Denial
- On Chip Op-Amp for 2 Wire Impedance Matching

Applications

Solid State Line Interface Circuit for PBX or Digital Loop Carrier Systems

TEMPERATURE

RANGE

0°C to +75°C

-40°C to +85°C

0°C to +75°C

-40°C to +85°C

0°C to +75°C

-40°C to +85°C

0°C to +75°C

16 AFS

15 RING

- Hotel/Motel Switching Systems
- Direct Inward Dialing (DID) Trunks
- Voice Messaging PBX's
- 2W/4W, 4W/2W Hybrid

PART

NUMBER

HC1-5524-5

HC1-5524-9

HC3-5524-5

HC3-5524-9

HC4P5524-5

HC4P5524-9

HC9P5524-5

-IN 1 13

Ordering Information

HC9P5524-9	-40°C to +85°C
Pinouts	
HC-5524 (PDII	P. CDIP. SOIC)
TOP '	
	
	28 BG
VB+ 2	27 VB-
C1 3	26 RF
F1 4	25 TF
F0 5	24 VFB
	===
RS 6	23 和
SHD 7	22 DG
GKD 8	21 PR
रहर 😨	20 PRI
ALM 10	III VIX
ILMT 11	F
=	=
OUT 1 12	I17 VRX

FI	7	Action
0	0	Normal Loop Feed
0	1	RD Active
1	0	Power Down Latch RESET
1	0	Power on RESET

Loop Power

Denial Active

TRUTH TABLE

PACKAGE

28 Lead Ceramic DIP

28 Lead Ceramic DIP

28 Lead Plastic DIP

28 Lead Plastic DIP

44 Lead PLCC

44 Lead PLCC

28 Lead SOIC

28 Lead SOIC


Description

The HC-5524 telephone Subscriber Line Interface Circuit Integrates most of the BORSCHT functions on a monolithic IC. The device is manufactured in a Dielectric Isolation (DI) process and is designed for use as a 24V interface between the traditional telephone subscriber pair (Tip and Ring) and the low voltage filtering and coding/decoding functions of the line card. Together with a secondary protection diode bridge. the device will withstand 500V induced surges, in plastic packages. The SLIC also maintains specified transmission performance in the presence of externally induced longitudinal currents. The BORSCHT functions that the SLIC provides are:

- · Battery Feed with Subscriber Loop Current Limiting
- · Overvoltage Protection
- · Ring Relay Driver
- · Supervisory Signaling Functions
- · Hybrid Functions (with External Op-Amp)
- · Test (or Battery Reversal) Relay Driver

In addition, the SLIC provides selective denial of power to subscriber loops, a programmable subscriber loop current limit from 20mA to 60mA, a thermal shutdown with an alarm output and line fault protection. Switch hook detection, ring trip detection and ground key detection functions are also incorporated in the SLIC device.

The HC-5524 SLIC is ideally suited for line card designs in PBX and DLC systems, replacing traditional transformer solutions.



Absolute Maximum Ratings (Note 1)	Operating Conditions
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications Typical Parameters are at T_A = +25°C, V_B+ = +5V, V_B- = -24V, AG = DG = BG = 0V. Min-Max Parameters are Over Operating Positive and Negative Battery Voltages and Over the Operating Temperature Range. All Parameters are Specified at 600Ω 2-Wire Terminating Impedance, Unless Otherwise Specified.

		LIMITS				
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
AC TRANSMISSION PARAMETERS						
RX Input Impedance	300Hz to 3.4kHz (Note 2)	•	100	-	kΩ	
TX Output Impedance]	-	-	20	Ω	
4W Input Overload Level	300Hz to 3.4kHz, 600Ω Reference	+1.0	-	•	VPEAR	
2W Return Loss	Matched for 600Ω (Note 2)					
SRL LO		26	35	-	dB	
ERL	7	30	40		dB	
SRL HI]	30	40	•	dB	
2W Longitudinal to Metallic Balance Off Hook	Per ANSI/IEEE STD 455-1976 (Note 2) , 300Hz to 3400Hz	58	63	•	dB	
4W Longitudinal Balance Off Hook	Per ANSI/IEEE STD 455-1976 (Note 2) , 300Hz to 3400Hz (Note 2)	50	55	*	dB	
Low Frequency Longitudinal Balance	R.E.A. Test Circuit	-	-80	-67	dBm	
	I _{LINE} = 40mA, T _A = +25°C (Note 2)	-	10	23	dBrn	
Longitudinal Current Capability	I _{LINE} = 40mA , T _A = +25°C (Note 2)			40	mArm	
Insertion Loss						
2W/4W	-1.58dBm at 1kHz, Referenced 600Ω	-	±0.05	±0.2	dΒ	
4W/2W	0dBm at 1kHz, Referenced 600Ω	•	±0.05	±0.2	dB	
4W/4W	-1.58dBm at 1kHz, Referenced 600Ω	-	-	±0.2	dB	
Frequency Response	300Hz to 3400Hz (Note 2), Referenced to Absolute Level at 1kHz, 0dBm Referenced 600 Ω	•	±0.02	±0.06	dB	
Level Linearity	Referenced to -10dBm (Note 2)					
2W to 4W and 4W to 2W	+3 to -40dBm		•	±0.08	₫B	
	-40 to -50dBm	-	-	±0.12	dB	
	-50 to -55dBm	-	•	±0.3	dB	
Absolute Delay	(Note 2)					
2W/4W	300Hz to 3400Hz	-	.	1	μs	
4W/2W	300Hz to 3400Hz	•		1	μs	
4W/4W	300Hz to 3400Hz	•	0.95	1.5	μs	
Total Harmonic Distortion 2W/4W, 4W/2W, 4W/4W	Reference Level 0dBm at 600Ω, 300Hz to 3400Hz (Note 2)	-	-	-50	₫B	

Specifications HC-5524

Electrical Specifications Typical Parameters are at T_A = +25°C, V_B+ = +5V, V_B- = -24V, AG = DG = BG = 0V. Min-Max Parameters are Over Operating Positive and Negative Battery Voltages and Over the Operating Temperature Range. All Parameters are Specified at 600Ω 2-Wire Terminating Impedance, Unless Otherwise Specified. (Continued)

· ———			LIMITS		
PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
AC TRANSMISSION PARAMETERS (Continued)	,				
Idle Channel Noise	(Note 2)				
2W and 4W	C-Message	-	-	5	dBrnC
	Psophometric	·	· ·	-85	dBmp
	3kHz Flat	-	-	16	dBrn
Open Loop Voltage (V _{TIP} - V _{RING})	V _B + = +5V, V _B - = -24V		15.8	-	V
Power Supply Rejection Ratio	(Note 2)				
V _B + to 2W	30Hz to 200Hz, $R_L = 600Ω$	20	40	-	dB
V _B + to 4W	1	20	40	-	dΒ
V _B - to 2W	1	20	40	-	dВ
V _B - to 4W	1	20	50	-	dB
V _B + to 2W	200Hz to 16kHz, R _L = 600Ω	30	40	-	dB
V _B + to 4W	1	20	28	-	dΒ
V ₈ - to 2W	1	20	50	· ·	dB
V _B - to 4W	1	20	50	-	dB
Ring Sync Pulse Width		50	-	500	μs
DC PARAMETERS					
Loop Current Programming					[
Limit Range		20	40	60	mA
Accuracy	1	10	-	-	%
Loop Current During Power Denial	R _L = 200Ω	٠.	±4	±7	mA
Fault Currents					
TIP to Ground			30	-	mA
RING to Ground	1	Ţ.	120	·	mA
TIP and RING to Ground	1	-	150	-	mA
Switch Hook Detection Threshold		-	12	15	mA
Ground Key Detection Threshold		·	10	 	mA
Thermal ALM Output	Safe Operating Die Temperature Exceeded	140		160	°C
Ring Trip Detection Threshold	V _{RING} = 105V _{RMS} , f _{RING} = 20Hz		10	١.	mA
Ring Trip Detection Period	1	-	100	150	ms
Dial Pulse Distortion			0.1	0.5	ms
Relay Driver Outputs					
On Voltage V _{OL}	I _{OL} (PR) = 60mA, I _{OL} (RD) = 30mA		0.2	0.5	v
Off Leakage Current	V _{OH} = 13.2V	-	±10	±100	μА
TTL/CMOS Logic Inputs (F0, F1, RS, TST, PRI)	-				†
Logic '0' V _{IL}			.	0.8	V
Logic '1' V _{IH}	†	2.0	-	5.5	V

Specifications HC-5524

Electrical Specifications Typical Parameters are at T_A = +25°C, V_B+ = +5V, V_{B*} = -24V, AG = DG = BG = 0V. Min-Max Parameters are Over Operating Positive and Negative Battery Voltages and Over the Operating Temperature Range. All Parameters are Specified at 600Ω 2-Wire Terminating Impedance, Unless Otherwise Specified. (Continued)

		1	LIMITS		
PARAMETER	CONDITIONS	MIN	MIN TYP		UNITS
DC PARAMETERS (Continued)			<u> </u>		
Input Current (F0, F1, RS, TST, PRI)	0V ≤ V _{IN} ≤ 5V	-	-	±100	μА
Logic Outputs					
Logic '0' V _{OL}	I _{LOAD} = 800μA	-	0.1	0.5	V
Logic '1' V _{OH}	I _{LOAD} = 40µA	2.7		-	٧
Power Dissipation On Hook	Relay Drivers Off	-	60	-	mW
I _B +	V _B + = +5.25V, V _B - = -28V, R _{LOOP} = ∞	•	-	4	mA
I _B -	V_{B} + = +5.25V, V_{B} - = -28V, R_{LOOP} = ∞	-4	1 -	-	mA
I _B +	$V_{B^+} = +5V$, $V_{B^-} = -24V$, $R_{LOOP} = 600\Omega$	T-:-	3	6	mA
I _B -	$V_{B^+} = +5V$, $V_{B^-} = -24V$, $R_{LOOP} = 600\Omega$	-28	-24	-	mA
UNCOMMITED OP AMP PARAMETERS			•		
Input Offset Voltage		-	±5	-	mV
Input Offset Current		-	±10	-	nA
Differential Input Resistance	(Note 2)	•	1	-	MΩ
Output Voltage Swing	$R_L = 10k\Omega$	-	±3	-	V _{P-P}
Small Signal GBW	(Note 2)	-	1	-	MHz

NOTES:

- Absolute maximum ratings are limiting values, applied individually, beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.
- These parameters are controlled by design or process parameters and are not directly tested. These parameters are characterized upon initial design release, upon design changes which would affect these characteristics, and at intervals to assure product quality and specification compliance.

Pin Descriptions

DIP/ SOIC	PLCC	SYMBOL	DESCRIPTION
1	2	AG	Analog Ground - To be connected to zero potential. Serves as a reference for the transmit output and receive input terminals.
2	3	VB+	Positive Voltage Source - Most Positive Supply.
3	4	C1	Capacitor #C1 - An external capacitor to be connected between this terminal and analog ground. Required for proper operation of the loop current limiting function.
4	8	F1	Function Address #1 - A TTL and CMOS compatible input used with F0 function address line to externally select logic functions. The three selectable functions are mutually exclusive. See Truth Table on front page. F1 should be toggled high after power is applied.
5	9	F0	Function Address #0 - A TTL and CMOS compatible input used with F1 function address line to externally select logic functions. The three selectable functions are mutually exclusive. See Truth Table on front page.
6	10	RS	Ring Synchronization Input - A TTL - compatible clock input. The clock is arranged such that a positive pulse (50 - 500µs) occurs on the zero crossing of the ring voltage source, as it appears at the RFS terminal. For Tip side injected systems, the RS pulse should occur on the negative going zero crossing and for Ring injected systems, on the positive going zero crossing. This ensures that the ring delay activates and deactivates when the instantaneous ring voltage is near zero. If synchronization is not required, the pin should be tied to +5.

Pin Descriptions (Continued)

DIP/ SOIC	PLCC	SYMBOL	DESCRIPTION
7	11	SHD	Switch Hook Detection - An active low LS TTL compatible logic output. A line supervisory output.
8	12	GKD	Ground Key Detection - An active low LS TTL compatible logic output. A line supervisory output.
9	13	TST	A TTL logic input. A low on this pin will set a latch and keep the SLIC in a power down mode until the proper F1, F0 state is set and will keep ALM low. See Truth Table on front page.
10	17	ALM	A LS TTL compatible active low output which responds to the thermal detector circuit when a safe operating die temperature has been exceeded. When TST is forced low by an external control signal, ALM is latched low until the proper F1, F0 state and TST input is brought high. The ALM can be tied directly to the TST pin to power down the part when a thermal fault is detected and then reset with F0, F1. See Truth Table on front page. It is possible to ignore transient thermal overload conditions in the SLIC by delaying the response to the TST pin from the ALM. Care must be exercised in attempting this as continued thermal overstress may reduce component life.
11	18	ILMT	Loop Current Limit - Voltage on this pin sets the short loop current limiting conditions using a resistive voltage divider.
12	19	OUT1	The analog output of the spare operational amplifier.
13	20	-IN1	The inverting analog input of the spare operational amplifier.
14	22	TIP	An analog input connected to the TIP (more positive) side of the subscriber loop through a feed resistor and ring relay contact. Functions with the RING terminal to receive voice signals from the telephone and for loop monitoring purposes.
15	24	RING	An analog input connected to the RING (more negative) side of the subscriber loop through a feed resistor. Functions with the TIP terminal to receive voice signals from the telephone and for loop monitoring purposes.
16	25	RFS	Ring Feed Sense - Senses RING side of the loop for Ground Key Detection. During Ring Injected ringing the ring signal at this node is isolated from RF via the ring relay. For Tip injected ringing, the RF and RFS pins must be shorted.
17	27	VRX	Receive Input, Four Wire Side - A high impedance analog input. AC signals appearing at this input drive the Tip Feed and Ring Feed amplifiers differentially.
18	31	C2	Capacitor #2 - An external capacitor to be connected between this terminal and ground. It prevents false ring trip detection from occurring when longitudinal currents are induced onto the subscriber loop from power lines and other noise sources. This capacitor should be nonpolarized.
19	32	VTX	Transmit Output, Four Wire Side - A low impedance analog output which represents the differential voltage across TIP and RING. Transhybrid balancing must be performed beyond this output to completely implement two to four wire conversion. This output is referenced to analog ground. Since the DC level of this output varies with loop current, capacitive coupling to the next stage is necessary.
20	33	PRI	A TTL compatible input used to control PR. PRI active High = PR active low.
21	34	PŘ	An active low open collector output. Can be used to drive a Polarity Reversal Relay.
22	35	DG	Digital Ground - To be connected to zero potential. Serves as a reference for all digital inputs and outputs on the SLIC.
23	36	RD	Ring Relay Driver - An active low open collector output. Used to drive a relay that switches ringing signals onto the 2 wire line.
24	37	VFB (Note 2)	Feedback input to the tip feed amplifier; may be used in conjunction with transmit output signal and the spare op-amp to accommodate 2W line impedance matching. (This is not used in the typical applications circuit).
25	38	TF2	Tip Feed - A low impedance analog output connected to the TIP terminal through a feed resistor. Functions with the RF terminal to provide loop current, and to feed voice signals to the telephone set and to sink longitudinal currents. Must be tied to TF1.
NA	39	TF1	Tie directly to TF2 in the PLCC application.
26	41	RF1	Ring Feed - A low impedance analog output connected to the RING terminal through a feed resistor. Functions with the TF terminal to provide loop current, feed voice signals to the telephone set, and to sink longitudinal currents. Tie directly to RF2.

Pin Descriptions (Continued)


DIP/ SOIC	PLCC	SYMBOL	DESCRIPTION
NA	42	RF2	Tie directly to RF1 in the PLCC application.
27	43	VB-	The battery voltage source. The most negative supply.
28	44	BG	Battery Ground - To be connected to zero potential. All loop current and some quiescent current flows into this ground terminal.
i	1, 5, 6, 7, 14, 15, 16, 21, 23, 26, 28, 29, 30, 40	NC	No Internal connection.


NOTES:

- All grounds (AG, BG, DG) must be applied before V_B+ or V_B-. Failure to do so may result in premature failure of the part. If a user wishes
 to run separate grounds off a line card, the AG must be applied first.
- 2. Although not used in the typical applications circuit, V_{FB} may be used in matching complex 2-Wire impedances.


Functional Diagram







Logic Diagram



Die Characteristics

Transistor Count		224
Diode Count		28
Die Dimensions	17	4 x 120 mils
Substrate Potential		Connected
Process		. Bipolar-DI
Thermal Constants (°C/W)	θ_{JA}	θ_{JC}
Ceramic DIP	48	12
Plastic DIP	51	21
PLCC	47	17
SOIC	72	22

Overvoltage Protection and Longitudinal Current Protection

The SLIC device, in conjunction with an external protection bridge, will withstand high voltage lightning surges and power line crosses.

High voltage surge conditions are as specified in Table 1.

The SLIC will withstand longitudinal currents up to a maximum or 40mArms, 20mArms per leg, without any performance degradation.

TABLE 1

PARAMETER	TEST CONDITION	PERFORMANCE (MAX)	UNITS
Longitudinal	10µs Rise/	±1000 (Plastic)	V _{PEAK}
Surge	1000µs Fall	±500 (Ceramic)	VPEAK
Metallic Surge	10μs Rise/	±1000 (Plastic)	V _{PEAK}
[1000µs Fall	±500 (Ceramic)	V _{PEAK}
T/GND	10μs Rise/	±1000 (Plastic)	VPEAK
R/GND	1000μs Fail	±500 (Ceramic)	V _{PEAK}
50/60Hz Current			
T/GND	11 Cycles	700 (Plastic)	VRMS
R/GND	Limited to 10Arms	350 (Ceramic)	V _{RMS}

Applications Diagram




FIGURE 1. TYPICAL LINE CIRCUIT APPLICATION WITH THE MONOLITHIC SLIC

TYPICAL COMPONENT VALUES

 $C1 = 0.5 \mu F$, 20V

C2 = 0.5μ F-1.0 μ F ±10%, 20V (Should be nonpolarized)

 $C3 = 0.01 \mu F$, 50V ±20%

 $C4 = 0.01 \mu F, 50V \pm 20\%$

 $C5 = 0.01 \mu F$, 50V ±20%

 $C_{AC} = 0.5 \mu F, 20 V$

 $K(Z_0 - R_F/2) = 50k\Omega$, $(Z_0 = 600\Omega)$, K = Scaling Factor = 100)

RL1, RL2; Current Limit Setting Resistors

 $RL1+RL2 > 90k\Omega$

 $I_{LIMIT} = (.6) (RL1+RL2)/(200xRL2)$, RL1 typically 100k Ω

 $KR_F = 20k\Omega$, $R_F = 2(R_{B1}+R_{B2})$, K = Scaling Factor = 100)

 ${\rm RB_1} = {\rm RB_2} = 50\Omega$ (1% absolute, matching requirements covered in a Tech Brief)

 $R_{S1} = R_{S2} = 1k\Omega$ typically

 $CS1 = CS2 = 0.1 \mu F, 200V$ typically, depending on V_{Ring} and line length.

 $\rm Z_1 = 150V\ to\ 200V\ transient\ protector.\ PTC\ used\ as\ ring\ generator\ ballast.$

- Secondary protection diode bridge recommended is 3A, 200V type.
- ** TF1, TF2 and RF1, RF2 are on PLCC only and should be connected together as shown.

NOTES:

- All grounds (AG, BG, & DG) must be applied before V_B+ or V_B-. Failure to do so may result in premature failure of the part. If a user wishes
 to run separate grounds off a line card, the AG must be applied first
- 2. Application shows Ring Injected Ringing, Balanced or Tip injected configuration may be used.

Additional information is contained in Application Note 549, "The HC-550X Telephone SLICs" By Geoff Phillips