

SCAS318K-NOVEMBER 1993-REVISED MARCH 2005

FEATURES	DGG, DGV, OF	R DL PACKAGE
<ul> <li>Member of the Texas Instruments Widebus™</li> </ul>		VIEW)
Family		
Operates From 1.65 V to 3.6 V		
<ul> <li>Inputs Accept Voltages to 5.5 V</li> </ul>		
<ul> <li>Max t<sub>pd</sub> of 5.7 ns at 3.3 V</li> </ul>		54 3 1SBA
• Typical V <sub>OLP</sub> (Output Ground Bounce)		53 GND
<0.8 V at $V_{CC}$ = 3.3 V, $T_A$ = 25°C	1A1 🛛 5 1A2 🗍 6	52 ] 1B1 51 ] 1B2
<ul> <li>Typical V<sub>OHV</sub> (Output V<sub>OH</sub> Undershoot)</li> </ul>		50 0 V <sub>CC</sub>
>2 V at $V_{CC}$ = 3.3 V, $T_A$ = 25°C	V <sub>CC</sub> [] 7 1A3 [] 8	49   1B3
Supports Mixed-Mode Signal Operation on All	1A4 [] 9	48 1 1B4
Ports (5-V Input/Output Voltage	1A5 10	47 1 1B5
With 3.3-V $V_{cc}$ )		46 GND
<ul> <li>I<sub>off</sub> Supports Partial-Power-Down Mode</li> </ul>	1A6 12	45 <b>1</b> 1B6
Operation	1A7 🚺 13	44 🛛 1B7
<ul> <li>Bus Hold on Data Inputs Eliminates the Need</li> </ul>	1A8 🚺 14	43 🛛 1B8
for External Pullup/Pulldown Resistors	2A1 🚺 15	42 🛛 2B1
Latch-Up Performance Exceeds 250 mA Per	2A2 🛛 16	41 🛛 2B2
JESD 17	2A3 🛛 17	40 <b>2</b> B3
ESD Protection Exceeds JESD 22	GND 18	39 🛛 GND
	2A4 🛛 19	38 <b>2</b> B4
– 2000-V Human-Body Model (A114-A)	2A5 🛛 20	37 2B5
– 200-V Machine Model (A115-A)	2A6 21	36 2B6
<ul> <li>– 1000-V Charged-Device Model (C101)</li> </ul>		35 V <sub>CC</sub>
	2A7 [] 23 2A8 [] 24	34 2B7
DESCRIPTION/ORDERING INFORMATION	GND 25	33 2B8 32 GND
This 16-bit bus transceiver and register is designed	2SAB 26	31 2SBA
for 1.65-V to 3.6-V V <sub>CC</sub> operation.	200 200 200 200 200 200 200 200 200 200	30 2CLKBA
The SN74LVCH16646A can be used as two 8-bit	20LIVAD [] 27 2DIR [] 28	29 1 2 <u>0E</u>
transceivers or one 16-bit transceiver. The device	28 m 4	H

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
		Tube	SN74LVCH16646ADL		
40°C to 95°C	SSOP – DL	Tape and reel	SN74LVCH16646ADLR	LVCH16646A	
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74LVCH16646ADGGR	LVCH16646A	
	TVSOP – DGV Tape and reel		SN74LVCH16646ADGVR	LDH646A	

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

consists of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or

from the internal registers.

SCAS318K-NOVEMBER 1993-REVISED MARCH 2005

### **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the SN74LVCH16646A.

Output-enable  $(\overline{OE})$  and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either register or in both. The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. DIR determines which bus receives data when  $\overline{OE}$  is low. In the isolation mode ( $\overline{OE}$  high), A data can be stored in one register and/or B data can be stored in the other register.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

When an output function is disabled, the input function still is enabled and can be used to store and transmit data. Only one of the two buses, A or B, can be driven at a time.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

			INPUTS			DATA	I/O <sup>(1)</sup>			
ŌĒ	DIR	CLKAB	CLKBA	SAB	SBA	A1–A8	B1–B8	OPERATION OR FUNCTION		
Х	Х	$\uparrow$	Х	Х	Х	Input	Unspecified	Store A, B unspecified <sup>(1)</sup>		
Х	Х	Х	$\uparrow$	Х	Х	Unspecified	Input	Store B, A unspecified <sup>(1)</sup>		
Н	Х	$\uparrow$	$\uparrow$	Х	Х	Input	Input	Store A and B data		
н	Х	H or L	H or L	Х	Х	Input	Input	Isolation, hold storage		
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus		
L	L	Х	H or L	Х	н	Output	Input	Stored B data to A bus		
L	Н	Х	Х	L	Х	Input	Output	Real-time A data to B Bus		
L	н	H or L	Х	н	Х	Input	Output	Stored A data to bus		

#### **FUNCTION TABLE**

(1) The data-output functions can be enabled or disabled by various signals at OE or DIR. Data-input functions always are enabled, i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.

SCAS318K-NOVEMBER 1993-REVISED MARCH 2005




**Figure 1. Bus-Management Functions** 

SCAS318K-NOVEMBER 1993-REVISED MARCH 2005



LOGIC DIAGRAM (POSITIVE LOGIC)



4

SCAS318K-NOVEMBER 1993-REVISED MARCH 2005

## Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range		-0.5	6.5	V	
VI	Input voltage range <sup>(2)</sup>		-0.5	6.5	V	
Vo	Voltage range applied to any output in the h	igh-impedance or power-off state <sup>(2)</sup>	-0.5	6.5	V	
Vo	Voltage range applied to any output in the h	igh or low state <sup>(2)(3)</sup>	-0.5	V <sub>CC</sub> + 0.5	V	
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA	
I <sub>OK</sub>	Output clamp current V <sub>O</sub> < 0			-50	mA	
I <sub>O</sub>	Continuous output current			±50	mA	
	Continuous current througheach $V_{CC}$ or GNI	0		±100	mA	
		DGG package		64		
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DGV package			°C/W	
		DL package		56		
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

### **Recommended Operating Conditions**<sup>(1)</sup>

			MIN	MAX	UNIT	
V	Supply voltage	Operating	1.65	3.6	V	
V <sub>CC</sub>	Supply voltage	Data retention only	1.5		v	
		V <sub>CC</sub> = 1.65 V to 1.95 V	$0.65 \times V_{CC}$			
V <sub>IH</sub>	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V	
		V <sub>CC</sub> = 2.7 V to 3.6 V	2			
		V <sub>CC</sub> = 1.65 V to 1.95 V		$0.35 \times V_{CC}$		
V <sub>IL</sub>	Low-level input voltage	$V_{CC}$ = 2.3 V to 2.7 V		0.7	V	
		V <sub>CC</sub> = 2.7 V to 3.6 V		0.8		
VI	Input voltage		0	5.5	V	
V		High or low state	0	V <sub>CC</sub>	V	
Vo		3-state	0	5.5	v	
		V <sub>CC</sub> = 1.65 V		-4		
	LP-b local school scores	V <sub>CC</sub> = 2.3 V		-8		
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 2.7 V		-12	mA	
		$V_{CC} = 3 V$		-24		
		V <sub>CC</sub> = 1.65 V		4		
		V <sub>CC</sub> = 2.3 V		8		
I <sub>OL</sub> Low	Low-level output current	V <sub>CC</sub> = 2.7 V		12	mA	
		V <sub>CC</sub> = 3 V		24		
$\Delta t/\Delta v$	Input transition rise or fall rate			10	ns/V	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C	

 All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

SCAS318K-NOVEMBER 1993-REVISED MARCH 2005

#### **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PA	ARAMETER	TEST CONDITIO	NS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MAX	UNIT	
		I <sub>OH</sub> = -100 μA		1.65 V to 3.6 V	V <sub>CC</sub> – 0.2			
		$I_{OH} = -4 \text{ mA}$		1.65 V	1.2			
V <sub>OH</sub>		$I_{OH} = -8 \text{ mA}$		2.3 V	1.7		V	
		I <sub>OH</sub> = -12 mA		2.7 V	2.2		v	
		$I_{OH} = -12$ MA		3 V	2.4			
		$I_{OH} = -24 \text{ mA}$		3 V	2.2			
		I <sub>OL</sub> = 100 μA		1.65 V to 3.6 V		0.2		
		I <sub>OL</sub> = 4 mA		1.65 V		0.45		
V <sub>OL</sub>		I <sub>OL</sub> = 8 mA	2.3 V		0.7	V		
		I <sub>OL</sub> = 12 mA	2.7 V		0.4			
		I <sub>OL</sub> = 24 mA	3 V		0.55			
l <sub>l</sub>	Control inputs	V <sub>I</sub> = 0 to 5.5 V				±5	μA	
		V <sub>I</sub> = 0.58 V	1.65 V	(2)				
		V <sub>I</sub> = 1.07 V	1.05 V	(2)				
		V <sub>I</sub> = 0.7 V	V <sub>1</sub> = 0.7 V					
I <sub>I(hold)</sub>	A or B ports	V <sub>I</sub> = 1.7 V		2.3 V	-45		μA	
		V <sub>I</sub> = 0.8 V		2.1/	75			
		V <sub>1</sub> = 2 V		- 3 V	-75			
		$V_{\rm I} = 0$ to 3.6 V <sup>(3)</sup>		36 V		±500		
I <sub>off</sub>		$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$		0		±10	μA	
$I_{OZ}^{(4)}$		V <sub>O</sub> = 0 to 5.5 V				±10	μA	
		V <sub>I</sub> = V <sub>CC</sub> or GND	1 0	261/		20	20	
I <sub>CC</sub>	СС	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(5)}$	$I_{O} = 0$	3.6 V		20	μA	
$\Delta I_{CC}$		One input at $V_{CC}$ – 0.6 V, Other inp	2.7 V to 3.6 V		500	μA		
Ci	Control inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		3.3 V		5	pF	
Cio	A or B ports	$V_0 = V_{CC}$ or GND		3.3 V		8.5	pF	

TEXAS

**STRUMENTS** www.ti.com

(1)

All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. This information was not available at the time of publication. (2)

(3) This is the bus-hold maximum dynamic current required to switch the input from one state to another.

For I/O ports, the parameter  $I_{OZ}$  includes the input leakage current, but not  $I_{I(hold)}$ . This applies in the disabled state only.

(4) (5)

### **Timing Requirements**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 2)

		V <sub>CC</sub> = ± 0.1	1.8 V 5 V	$V_{CC}$ = 2.5 V ± 0.2 V		= 2.5 V 0.2 V V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V ± 0.3 V		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency		(1)		(1)		150		150	MHz
tw	Pulse duration, CLK high or low	(1)		(1)		3.3		3.3		ns
t <sub>su</sub>	Setup time, A or B before CLKAB↑ or CLKBA↑	(1)		(1)		3.2		2.9		ns
t <sub>h</sub>	Hold time, A or B after CLKAB $\uparrow$ or CLKBA $\uparrow$	(1)		(1)		0		0.3		ns

(1) This information was not available at the time of publication.

SCAS318K-NOVEMBER 1993-REVISED MARCH 2005

### **Switching Characteristics**

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

PARAMETER	FROM			V <sub>CC</sub> = 1.8 V         V <sub>CC</sub> = 2.5 V           ± 0.15 V         ± 0.2 V		V <sub>CC</sub> = 2.7 V		$V_{CC}$ = 3.3 V ± 0.3 V		UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			(1)		(1)		150		150		MHz
	A or B	B or A	(1)	(1)	(1)	(1)		6.8	1.3	5.7	
t <sub>pd</sub>	CLKAB or CLKBA		(1)	(1)	(1)	(1)		7.9	1.8	6.7	ns
	SAB or SBA	AUD	(1)	(1)	(1)	(1)		9.2	1.7	7.7	
t <sub>en</sub>		A an D	(1)	(1)	(1)	(1)		8.5	1.3	6.9	
t <sub>dis</sub>	ŌĒ	A or B	(1)	(1)	(1)	(1)		7.7	2.1	6.9	ns
t <sub>en</sub>			(1)	(1)	(1)	(1)		8.5	1.4	7.2	
t <sub>dis</sub>	DIR A or B	(1)	(1)	(1)	(1)		7.8	2	7	ns	

(1) This information was not available at the time of publication.

## **Operating Characteristics**

 $T_A = 25^{\circ}C$ 


	PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.8 V TYP	V <sub>CC</sub> = 2.5 V TYP	V <sub>CC</sub> = 3.3 V TYP	UNIT
~	Power dissipation capacitance	Outputs enabled	£ 40 MUL	(1)	(1)	60	- 5
C <sub>pd</sub>	per transceiver	Outputs disabled	f = 10 MHz	(1)	(1)	12	pF

(1) This information was not available at the time of publication.

SCAS318K-NOVEMBER 1993-REVISED MARCH 2005




### PARAMETER MEASUREMENT INFORMATION




TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	V <sub>LOAD</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

LOAD	CIRCUIT	

	INF				•	-	
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	VM	V <sub>LOAD</sub>	CL	RL	$V_{\Delta}$
1.8 V $\pm$ 0.15 V	v <sub>cc</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	30 pF	<b>500</b> Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V
3.3 V $\pm$ 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V




OLTAGE WAVEFORMS PULSE DURATION



**PROPAGATION DELAY TIMES** 

INVERTING AND NONINVERTING OUTPUTS



#### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z\_0 = 50  $\Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- H. All parameters and waveforms are not applicable to all devices.

#### Figure 2. Load Circuit and Voltage Waveforms



10-Dec-2020

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LVCH16646ADGGR	ACTIVE	TSSOP	DGG	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16646A	Samples
SN74LVCH16646ADL	ACTIVE	SSOP	DL	56	20	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16646A	Samples
SN74LVCH16646ADLR	ACTIVE	SSOP	DL	56	1000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	LVCH16646A	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVCH16646ADGGR	TSSOP	DGG	56	2000	330.0	24.4	8.6	15.6	1.8	12.0	24.0	Q1
SN74LVCH16646ADLR	SSOP	DL	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

5-Jan-2022



\*All dimensions are nominal

Device Package Type		Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
SN74LVCH16646ADGGR	TSSOP	DGG	56	2000	367.0	367.0	45.0	
SN74LVCH16646ADLR	SSOP	DL	56	1000	367.0	367.0	55.0	



www.ti.com

5-Jan-2022

## TUBE




#### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
SN74LVCH16646ADL	DL	SSOP	56	20	473.7	14.24	5110	7.87

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
  - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.




## **PACKAGE OUTLINE**

# **DGG0056A**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.




# DGG0056A

# **EXAMPLE BOARD LAYOUT**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# DGG0056A

# **EXAMPLE STENCIL DESIGN**

## TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated