# Analog Multiplexers / Demultiplexers with LSTTL Compatible Inputs

**High-Performance Silicon-Gate CMOS** 



The MC74HCT4051A, MC74HCT4052A and MC74HCT4053A utilize silicon–gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. These analog multiplexers/demultiplexers control analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to  $V_{EE}$ ).

The HCT4051A, HCT4052A and HCT4053A are identical in pinout to the metal-gate MC14051AB, MC14052AB and MC14053AB. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS and LSTTL outputs.

These devices have been designed so that the ON resistance  $(R_{on})$  is more linear over input voltage than  $R_{on}$  of metal-gate CMOS analog switches.

For a multiplexer/demultiplexer with injection current protection, see HC4851A and HCT4851A.

#### **Features**

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Diode Protection on All Inputs/Outputs
- Analog Power Supply Range  $(V_{CC} V_{EE}) = 2.0$  to 12.0 V
- Digital (Control) Power Supply Range ( $V_{CC}$  GND) = 2.0 to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal–Gate Counterparts
- Low Noise
- In Compliance with the Requirements of JEDEC Standard No. 7 A
- Chip Complexity: HCT4051A 184 FETs or 46 Equivalent Gates
   HCT4052A 168 FETs or 42 Equivalent Gates
   HCT4053A 156 FETs or 39 Equivalent Gates
- NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant




### ON Semiconductor®

www.onsemi.com

#### MARKING DIAGRAMS



SOIC-16 D SUFFIX CASE 751B





TSSOP-16 DT SUFFIX CASE 948F



x = 1, 2, 3

A = Assembly Location

WL, L = Wafer Lot YY, Y = Year WW, W = Work Week G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 13 of this data sheet.

#### X0 13 14 X1 X2<sup>15</sup> 3 X COMMON OUTPUT/ ANALOG INPUTS/ OUTPUTS 12 MULTIPLEXER/ Х3-**INPUT** DEMULTIPLEXER Χ4· Х5-11 B 10 CHANNEL SELECT 9 INPUTS C-**ENABLE** PIN 16 = V<sub>CC</sub> PIN 7 = V<sub>EE</sub> PIN 8 = GND

Figure 1. Logic Diagram – MC74HCT4051A Single-Pole, 8-Position Plus Common Off




Figure 3. Logic Diagram – MC74HCT4052A Double-Pole, 4-Position Plus Common Off

#### **FUNCTION TABLE - MC74HCT4051A**

Cont	rol In			
	;	Selec	t	
Enable	С	В	Α	ON Channels
L	L	L	L	X0
L	L	L	Н	X1
L	L	Н	L	X2
L	L	Н	Н	X3
L	Н	L	L	X4
L	Н	L	Н	X5
L	Н	Н	L	X6
L	Н	Н	Н	X7
Н	X	Х	Х	NONE

X = Don't Care




Figure 2. Pinout: MC74HCT4051A (Top View)

#### **FUNCTION TABLE - MC74HCT4052A**

Contr	ol Input	s		
Enable	Sel B	lect A	ON Ch	annels
L	L	L	Y0	X0
L	L	Н	Y1	X1
L	Н	L	Y2	X2
L	Н	Н	Y3	X3
Н	Х	Х	NO	NE

X = Don't Care





Figure 4. Pinout: MC74HCT4052A (Top View)



NOTE: This device allows independent control of each switch. Channel–Select Input A controls the X–Switch, Input B controls the Y–Switch and Input C controls the Z–Switch

Figure 5. Logic Diagram – MC74HCT4053A
Triple Single-Pole, Double-Position Plus Common Off

#### **FUNCTION TABLE - MC74HCT4053A**

Conti	Control Inputs					
Enable	C	Selec B	t A	01	l Chann	els
L	L	L	L	Z0	Y0	X0
L	L	L	Н	Z0	Y0	X1
L	L	Н	L	Z0	Y1	X0
L	L	Н	Н	Z0	Y1	X1
L	Н	L	L	Z1	Y0	X0
L	Н	L	Н	Z1	Y0	X1
L	Н	Н	L	Z1	Y1	X0
L	Н	Н	Н	Z1 Y1 X1		
Н	X	X	X		NONE	

X = Don't Care




Figure 6. Pinout: MC74HCT4053A (Top View)

#### **MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Positive DC Supply Voltage (Referenced to GND) (Referenced to V <sub>EE</sub> )	-0.5 to +7.0 -0.5 to +14.0	V
V <sub>EE</sub>	Negative DC Supply Voltage (Referenced to GND)	-7.0 to +5.0	V
V <sub>IS</sub>	Analog Input Voltage	V <sub>EE</sub> – 0.5 to V <sub>CC</sub> + 0.5	٧
V <sub>in</sub>	Digital Input Voltage (Referenced to GND)	-0.5 to V <sub>CC</sub> + 0.5	V
I	DC Current, Into or Out of Any Pin	±25	mA
P <sub>D</sub>	Power Dissipation in Still Air, SOIC Package† TSSOP Package†	500 450	mW
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

†Derating – SOIC Package: – 7 mW/°C from 65°C to 125°C TSSOP Package: – 6.1 mW/°C from 65°C to 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range GND  $\leq$  ( $V_{in}$  or  $V_{out}$ )  $\leq$   $V_{CC}$ .

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ). Unused outputs must be left open.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter		Min	Max	Unit
V <sub>CC</sub>	11,3 0 (	renced to GND) erenced to V <sub>EE</sub> )	2.0 2.0	6.0 12.0	V
V <sub>EE</sub>	Negative DC Supply Voltage, Output (GND)	Referenced to	-6.0	GND	٧
V <sub>IS</sub>	Analog Input Voltage		V <sub>EE</sub>	V <sub>CC</sub>	V
V <sub>in</sub>	Digital Input Voltage (Referenced to G	iND)	GND	V <sub>CC</sub>	V
V <sub>IO</sub> *	Static or Dynamic Voltage Across Swi	tch		1.2	V
T <sub>A</sub>	Operating Temperature Range, All Pa	ckage Types	-55	+125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise/Fall Time (Channel Select or Enable Inputs)	$V_{CC} = 2.0 \text{ V}$ $V_{CC} = 3.0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$	0 0 0	1000 600 500 400	ns

<sup>\*</sup>For voltage drops across switch greater than 1.2 V (switch on), excessive  $V_{CC}$  current may be drawn; i.e., the current out of the switch may contain both  $V_{CC}$  and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded.

## DC CHARACTERISTICS – Digital Section (Voltages Referenced to GND) V<sub>EE</sub> = GND, Except Where Noted

			Vcc	Guara	nteed Lim	nit	
Symbol	Parameter	Condition	v	-55 to 25°C	≤ <b>85°C</b>	≤125°C	Unit
V <sub>IH</sub>	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs	R <sub>on</sub> = Per Spec	4.5 to 5.5	2.0	2.0	2.0	V
V <sub>IL</sub>	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs	R <sub>on</sub> = Per Spec	4.5 to 5.5	0.8	0.8	0.8	V
l <sub>in</sub>	Maximum Input Leakage Current, Channel-Select or Enable Inputs	$V_{in} = V_{CC}$ or GND, $V_{EE} = -6.0 \text{ V}$	6.0	±0.1	±1.0	±1.0	μΑ
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)		6.0 6.0	1 4	10 40	20 80	μΑ

#### DC CHARACTERISTICS - Analog Section

					Guaranteed Limit			
Symbol	Parameter	Condition	V <sub>CC</sub>	V <sub>EE</sub>	-55 to 25°C	≤ <b>85°C</b>	≤125°C	Unit
R <sub>on</sub>	Maximum "ON" Resistance	$V_{in} = V_{IL}$ or $V_{IH}$ ; $V_{IS} = V_{CC}$ to $V_{EE}$ ; $I_S \le 2.0$ mA (Figures 7, 8)	4.5 4.5 6.0	0.0 -4.5 -6.0	190 120 100	240 150 125	280 170 140	Ω
		$\begin{aligned} &V_{in} = V_{IL} \text{ or } V_{IH}; \ V_{IS} = V_{CC} \text{ or } \\ &V_{EE} \text{ (Endpoints); } I_{S} \leq 2.0 \text{ mA} \\ &\text{(Figures 7, 8)} \end{aligned}$	4.5 4.5 6.0	0.0 -4.5 -6.0	150 100 80	190 125 100	230 140 115	
$\Delta R_{on}$	Maximum Difference in "ON" Resistance Between Any Two Channels in the Same Package	$\begin{split} &V_{in} = V_{IL} \text{ or } V_{IH}; \\ &V_{IS} = 1/2  (V_{CC} - V_{EE}); \\ &I_{S} \leq 2.0 \text{ mA} \end{split}$	4.5 4.5 6.0	0.0 -4.5 -6.0	30 12 10	35 15 12	40 18 14	Ω
I <sub>off</sub>	Maximum Off-Channel Leakage Current, Any One Channel	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} - V_{EE};$ Switch Off (Figure 9)	5.0	-5.0	0.1	0.5	1.0	μΑ
	Maximum Off-Channel HCT4051A Leakage Current, HCT4052A Common Channel HCT4053A	$V_{in} = V_{IL} \text{ or } V_{IH};$ $V_{IO} = V_{CC} - V_{EE};$ Switch Off (Figure 10)	5.0 5.0 5.0	-5.0 -5.0 -5.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	
I <sub>on</sub>	Maximum On-Channel HCT4051A Leakage Current, HCT4052A Channel-to-Channel HCT4053A	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ; Switch-to-Switch = V <sub>CC</sub> - V <sub>EE</sub> ; (Figure 11)	5.0 5.0 5.0	-5.0 -5.0 -5.0	0.2 0.1 0.1	2.0 1.0 1.0	4.0 2.0 2.0	μΑ

# AC CHARACTERISTICS ( $C_L = 50 \text{ pF}$ , Input $t_r = t_f = 6 \text{ ns}$ )

		V <sub>C</sub>		Guara	nteed Lin	nit	
Symbol	Par	ameter	V	-55 to 25°C	≤ <b>85</b> °C	≤125°C	Unit
t <sub>PLH</sub> ,	Maximum Propagation Delay, Chan	nel-Select to Analog Output	2.0	270	320	350	ns
t <sub>PHL</sub>	(Figure 15)		3.0	90	110	125	
			4.5	59	79	85	
			6.0	45	65	75	
t <sub>PLH</sub> ,	Maximum Propagation Delay, Analo	og Input to Analog Output	2.0	40	60	70	ns
t <sub>PHL</sub>	(Figure 16)		3.0	25	30	32	
			4.5	12	15	18	
			6.0	10	13	15	
t <sub>PLZ</sub> ,	Maximum Propagation Delay, Enab	le to Analog Output	2.0	160	200	220	ns
t <sub>PHZ</sub>	(Figure 17)	- '	3.0	70	95	110	
	,		4.5	48	63	76	
			6.0	39	55	63	
t <sub>PZL</sub> ,	Maximum Propagation Delay, Enab	le to Analog Output	2.0	245	315	345	ns
t <sub>PZH</sub>	(Figure 17)	- '	3.0	115	145	155	
	,		4.5	49	69	83	
			6.0	39	58	67	
C <sub>in</sub>	Maximum Input Capacitance, Chan	nel-Select or Enable Inputs		10	10	10	pF
C <sub>I/O</sub>	Maximum Capacitance	Analog I/O		35	35	35	pF
	(All Switches Off)	Common O/I: HCT4051A		130	130	130	
	,	HCT4052A		80	80	80	
		HCT4053A		50	50	50	
		Feed-through		1.0	1.0	1.0	

			Typical @ 25°C, V <sub>CC</sub> = 5.0 V, V <sub>EE</sub> = 0 V	
C <sub>PD</sub>	Power Dissipation Capacitance (Figure 19)*	HCT4051A HCT4052A HCT4053A	45 80 45	pF

<sup>\*</sup>Used to determine the no-load dynamic power consumption:  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ .

## ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

			Vcc	V <sub>EE</sub>		Limit*	•	
Symbol	Parameter	Condition	V	V		25°C		Unit
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response (Figure 12)	$f_{in}$ = 1 MHz Sine Wave; Adjust $f_{in}$ Voltage to Obtain 0 dBm at V <sub>OS</sub> ; Increase $f_{in}$ Frequency Until dB Meter Reads –3 dB; $R_I$ = 50 $\Omega$ , $C_I$ = 10 pF	2.25 4.50	-2.25 -4.50	'51 80 80	'52 95 95	'53 120 120	MHz
		NL = 30 sz, OL = 10 pi	6.00	-6.00	80	95	120	
-	Off-Channel Feed-through Isolation (Figure 13)	$f_{in}$ = Sine Wave; Adjust $f_{in}$ Voltage to Obtain 0 dBm at $V_{IS}$ $f_{in}$ = 10 kHz, $R_L$ = 600 $\Omega$ , $C_L$ = 50 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-50 -50 -50		dB
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-40 -40 -40		
-	Feedthrough Noise. Channel-Select Input to Common I/O (Figure 14)	$\begin{split} &V_{in} \leq 1 \text{ MHz Square Wave } (t_r = t_f = 6 \text{ ns}); \\ &\text{Adjust R}_L \text{ at Setup so that } I_S = 0 \text{ A}; \\ &\text{Enable} = \text{GND}  R_L = 600 \ \Omega, C_L = 50 \text{ pF} \end{split}$	2.25 4.50 6.00	-2.25 -4.50 -6.00		25 105 135		mV <sub>PP</sub>
		$R_L$ = 10 k $\Omega$ , $C_L$ = 10 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		35 145 190		
_	Crosstalk Between Any Two Switches (Figure 18) (Test does not apply to HCT4051A)	$f_{in}$ = Sine Wave; Adjust $f_{in}$ Voltage to Obtain 0 dBm at $V_{IS}$ $f_{in}$ = 10 kHz, $R_L$ = 600 $\Omega$ , $C_L$ = 50 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-50 -50 -50		dB
		$f_{in}$ = 1.0 MHz, $R_L$ = 50 $\Omega$ , $C_L$ = 10 pF	2.25 4.50 6.00	-2.25 -4.50 -6.00		-60 -60 -60		
THD	Total Harmonic Distortion (Figure 20)	$\begin{split} f_{in} &= 1 \text{ kHz, } R_L = 10 \text{ k}\Omega \text{, } C_L = 50 \text{ pF} \\ \text{THD} &= \text{THD}_{measured} - \text{THD}_{source} \\ V_{IS} &= 4.0 \text{ V}_{PP} \text{ sine wave} \end{split}$	2.25	-2.25		0.10		%
		$V_{IS}$ = 8.0 $V_{PP}$ sine wave $V_{IS}$ = 11.0 $V_{PP}$ sine wave	4.50 6.00	-4.50 -6.00		0.08 0.05		

<sup>\*</sup>Limits not tested. Determined by design and verified by qualification.




Figure 7a. Typical On Resistance,  $V_{CC}$  –  $V_{EE}$  = 2.0 V






Figure 7b. Typical On Resistance,  $V_{CC}$  –  $V_{EE}$  = 3.0 V



90 75 60 25°C 45 0 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 V<sub>IS</sub>, INPUT VOLTAGE (VOLTS), REFERENCED TO V<sub>EE</sub>

Figure 7c. Typical On Resistance,  $V_{CC}$  –  $V_{EE}$  = 4.5 V

Figure 7d. Typical On Resistance,  $V_{CC} - V_{EE} = 6.0 \text{ V}$ 






Figure 7e. Typical On Resistance,  $V_{CC}$  –  $V_{EE}$  = 9.0 V

Figure 7f. Typical On Resistance,  $V_{CC}$  –  $V_{EE}$  = 12.0 V




Figure 8. On Resistance Test Set-Up




Figure 9. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 10. Maximum Off Channel Leakage Current, Common Channel, Test Set-Up




Figure 11. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up




Figure 12. Maximum On Channel Bandwidth, Test Set-Up





Figure 13. Off Channel Feedthrough Isolation, Test Set-Up



\*Includes all probe and jig capacitance

Figure 14. Feedthrough Noise, Channel Select to Common Out, Test Set-Up





Figure 15a. Propagation Delays, Channel Select to Analog Out



\*Includes all probe and jig capacitance

 $V_{CC}$ 

Figure 15b. Propagation Delay, Test Set-Up Channel Select to Analog Out




Figure 16a. Propagation Delays, Analog In to Analog Out




Figure 16b. Propagation Delay, Test Set-Up
Analog In to Analog Out




Figure 17a. Propagation Delays, Enable to Analog Out





Figure 17b. Propagation Delay, Test Set-Up
Enable to Analog Out



\*Includes all probe and jig capacitance

Figure 18. Crosstalk Between Any Two Switches, Test Set-Up




Figure 20a. Total Harmonic Distortion, Test Set-Up




Figure 19. Power Dissipation Capacitance, Test Set-Up




Figure 20b. Plot, Harmonic Distortion

#### **APPLICATIONS INFORMATION**

The maximum analog voltage swings are determined by the supply voltages  $V_{CC}$  and  $V_{EE}.$  The positive peak analog voltage should not exceed  $V_{CC}.$  Similarly, the negative peak analog voltage should not go below  $V_{EE}.$  In this example, the difference between  $V_{CC}$  and  $V_{EE}$  is ten volts. Therefore, using the configuration of Figure 21, a maximum analog signal of ten volts peak—to—peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and outputs to  $V_{CC}$  or GND through a low value resistor helps minimize crosstalk and feed—through noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$\begin{split} V_{CC} - GND &= 2 \text{ to } 6 \text{ V} \\ V_{EE} - GND &= 0 \text{ to } -6 \text{ V} \\ V_{CC} - V_{EE} &= 2 \text{ to } 12 \text{ V} \\ \text{and } V_{EE} &\leq GND \end{split}$$

When voltage transients above  $V_{CC}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external Germanium or Schottky diodes  $(D_x)$  are recommended as shown in Figure 22. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 21. Application Example






Figure 22. External Germanium or Schottky Clipping Diodes






a. Using Pull-Up Resistors with a HC Device

b. Using HCT Interface

Figure 23. Interfacing LSTTL/NMOS to CMOS Inputs






Figure 26. Function Diagram, HCT4052A




Figure 25. Function Diagram, HCT4053A


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
MC74HCT4051ADG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74HCT4051ADR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
MC74HCT4051ADTG	TSSOP-16 (Pb-Free)	96 Units / Rail
M74HCT4051ADTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
NLV74HCT4051ADTR2G*	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
MC74HCT4052ADR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
M74HCT4052ADTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel
MC74HCT4053ADR2G	SOIC-16 (Pb-Free)	2500 / Tape & Reel
M74HCT4053ADTR2G	TSSOP-16 (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

<sup>\*</sup>NLV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable.

# **MECHANICAL CASE OUTLINE**



**DATE 29 DEC 2006** 

- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- THE NOTION AND TOLETANOING FER ANSI'Y 14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- PHOI HUSION.

  MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.

  DIMENSION D DOES NOT INCLUDE DAMBAR
  PROTRUSION. ALLOWABLE DAMBAR PROTRUSION

  SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D

  DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
7	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

STYLE 1:		STYLE 2:		STYLE 3:		STYLE 4:			
PIN 1.		PIN 1.		PIN 1.	COLLECTOR, DYE #1	PIN 1.	COLLECTOR, DYE	E #1	
2.			ANODE	2.	BASE, #1	2.			
3.	EMITTER	3.	NO CONNECTION	3.	EMITTER, #1	3.	COLLECTOR, #2		
4.	NO CONNECTION	4.	CATHODE	4.	COLLECTOR, #1	4.	COLLECTOR, #2		
5.	EMITTER	5.	CATHODE	5.	COLLECTOR, #2	5.	COLLECTOR, #3		
6.	BASE	6.	NO CONNECTION	6.	BASE, #2	6.	COLLECTOR, #3		
7.	COLLECTOR	7.	ANODE	7.	EMITTER, #2	7.	COLLECTOR, #4		
8.	COLLECTOR			8.	COLLECTOR, #2	8.	COLLECTOR, #4		
9.	BASE		CATHODE	9.	COLLECTOR, #3	9.	BASE, #4		
10.	EMITTER	10.	ANODE	10.	BASE, #3	10.	EMITTER, #4		
11.	NO CONNECTION	11.		11.	EMITTER, #3	11.	BASE, #3		
12.	EMITTER		CATHODE	12.		12.			
13.	BASE		CATHODE	13.	COLLECTOR, #4	13.	BASE, #2	SOI DEDING	FOOTPRINT
14.	COLLECTOR	14.	NO CONNECTION	14.	BASE, #4	14.		SOLDENING	IFOOTFRINT
15.	EMITTER	15.		15.	EMITTER, #4	15.	BASE, #1	:	8X
16.	COLLECTOR	16.	CATHODE	16.	COLLECTOR, #4	16.	EMITTER, #1	6	.40
								-	0
STYLE 5:		STYLE 6:		STYLE 7:					16X 1.12 ← ➤
PIN 1.	DRAIN, DYE #1		CATHODE	PIN 1.	SOURCE N-CH				,
2.	DRAIN, #1		CATHODE	2.	COMMON DRAIN (OUTPUT	1		. 🗀 1	16
3.	DRAIN, #2		CATHODE	3.	COMMON DRAIN (OUTPUT			<b>↓</b> — ·	· · · <b></b>
4.	DRAIN, #2	4.	CATHODE	4.	GATE P-CH	,		<u>-</u>	
5.	DRAIN, #3	5.	CATHODE	5.	COMMON DRAIN (OUTPUT	1	16	6X 🛣	
6.	DRAIN, #3	6.	CATHODE	6.	COMMON DRAIN (OUTPUT		0.9		' <u> </u>
7.	DRAIN, #4	7.	CATHODE	7.	COMMON DRAIN (OUTPUT		0.	56	ı
8.	DRAIN, #4	8.	CATHODE	8.	SOURCE P-CH	,			
9.	GATE, #4	9.	ANODE	9.	SOURCE P-CH				
10.	SOURCE, #4	10.	ANODE	10.	COMMON DRAIN (OUTPUT	)			
11.	GATE, #3	11.	ANODE	11.	COMMON DRAIN (OUTPUT				
12.	SOURCE, #3	12.	ANODE	12.	COMMON DRAIN (OUTPUT				
13.	GATE, #2	13.	ANODE	13.	GATE N-CH	,			
14.	SOURCE, #2	14.	ANODE	14.	COMMON DRAIN (OUTPUT	)			PITCH
15.	GATE, #1	15.	ANODE	15.	COMMON DRAIN (OUTPUT				<u> </u>
16.	SOURCE, #1	16.	ANODE	16.	SOURCE N-CH				
	•							<b>□</b> 8	9 + - + -
								°	~ <b></b>
									DIMENSIONS: MILLIMETERS


DOCUMENT NUMBER: 98ASB42566B		Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOIC-16		PAGE 1 OF 1	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

0.10 (0.004)


D

-T- SEATING PLANE



TSSOP-16 CASE 948F-01 ISSUE B

**DATE 19 OCT 2006** 




#### NOTES

- JIES:
  DIMENSIONING AND TOLERANCING PER
  ANSI Y14.5M, 1982.
  CONTROLLING DIMENSION: MILLIMETER.
  DIMENSION A DOES NOT INCLUDE MOLD
  FLASH. PROTRUSIONS OR GATE BURRS.
  MOLD EL ROLL OF GATE BURDS SUAL NO.
- MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
  DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
  INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
- DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. TERMINAL NUMBERS ARE SHOWN FOR
- REFERENCE ONLY.
- 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40 BSC		0.252 BSC		
M	0°	8°	0°	8 °	

#### **SOLDERING FOOTPRINT**

G



#### **GENERIC MARKING DIAGRAM\***

168888888 XXXX XXXX **ALYW** 1<del>88888888</del>

XXXX = Specific Device Code Α = Assembly Location

= Wafer Lot L Υ = Year W = Work Week = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ASH70247A	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	TSSOP-16		PAGE 1 OF 1		

**DETAIL E** 

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales