
# **8-Channel Data Selector**

The MC14512B is an 8-channel data selector constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. This data selector finds primary application in signal multiplexing functions. It may also be used for data routing, digital signal switching, signal gating, and number sequence generation.

- Diode Protection on All Inputs
- Single Supply Operation
- 3-State Output (Logic "1", Logic "0", High Impedance)
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- These devices are available in Pb-free package(s). Specifications herein apply to both standard and Pb-free devices. Please see our website at www.onsemi.com for specific Pb-free orderable part numbers, or contact your local ON Semiconductor sales office or representative.

		33/ 1	
Symbol	Parameter	Value	Unit
V <sub>DD</sub>	DC Supply Voltage Range	-0.5 to +18.0	V
V <sub>in</sub> , V <sub>out</sub>	Input or Output Voltage Range (DC or Transient)	–0.5 to V <sub>DD</sub> + 0.5	V
I <sub>in</sub> , I <sub>out</sub>	Input or Output Current (DC or Transient) per Pin	±10	mA
P <sub>D</sub>	Power Dissipation, per Package (Note NO TAG)	500	mW
T <sub>A</sub>	Ambient Temperature Range	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature (8-Second Soldering)	260	°C

#### MAXIMUM RATINGS (Voltages Referenced to V<sub>SS</sub>) (Note 2.)



3. Temperature Derating:

Plastic "P and D/DW" Packages: - 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation,  $V_{in}$  and  $V_{out}$  should be constrained to the range  $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$ 

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either  $V_{SS}$  or  $V_{DD}$ ). Unused outputs must be left open.



# **ON Semiconductor**

http://onsemi.com

		MARKING DIAGRAMS
	PDIP-16 P SUFFIX CASE 648	16 MC14512BCP AWLYYWW UUUUUUUU 1
Contraction of the second	SOIC-16 D SUFFIX CASE 751B	16 ПППППППППП 14512B ○ AWLYWW ПППППППППП 1
PARTITUTE	SOEIAJ-16 F SUFFIX CASE 966	16 MC14512B ALYW 1
A WL, L YY, Y WW, W	= Assembly = Wafer Lot = Year 4 = Work Wee	

#### **ORDERING INFORMATION**

Device	Package	Shipping
MC14512BCP	PDIP-16	2000/Box
MC14512BD	SOIC-16	48/Rail
MC14512BDR2	SOIC-16	2500/Tape & Reel
MC14512BF	SOEIAJ-16	See Note 1.
MC14512BFL1	SOEIAJ-16	See Note 1.

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

С	В	Α	Inhibit	Disable	Z		
0	0	0	0	0	X0		
0	0	1	0	0	X1		
0	1	0	0	0	X2		
0	1	1	0	0	X3		
1	0	0	0	0	X4		
1	0	1	0	0	X5		
1	1	0	0	0	X6		
1	1	1	0	0	X7		
Х	Х	Х	1	0	0		
Х	Х	Х	Х	1	High		
					Impedance		
X = Don't	Care						

# TRUTH TABLE

#### **PIN ASSIGNMENT**

X0 [	1●	16	D V <sub>DD</sub>
X1 [	2	15	] DIS
X2 [	3	14	Πz
Х3 [	4	13	рс
X4 [	5	12	В
X5 [	6	11	ΠA
X6 [	7	10	ј імн
v <sub>ss</sub> [	8	9	] X7

ELECTRICAL CHARACTERISTICS	(Voltages Referenced to V <sub>SS</sub> )
----------------------------	---

			V <sub>DD</sub>	- 5	5°C		25°C		125°C		
Characteristic		Symbol	Vdc	Min	Max	Min	Тур <sup>(4.)</sup>	Max	Min	Max	Unit
Output Voltage V <sub>in</sub> = V <sub>DD</sub> or 0	"0" Level	V <sub>OL</sub>	5.0 10 15		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	Vdc
$V_{in}$ = 0 or $V_{DD}$	"1" Level	V <sub>OH</sub>	5.0 10 15	4.95 9.95 14.95		4.95 9.95 14.95	5.0 10 15		4.95 9.95 14.95		Vdc
Input Voltage $(V_O = 4.5 \text{ or } 0.5 \text{ Vdc})$ $(V_O = 9.0 \text{ or } 1.0 \text{ Vdc})$ $(V_O = 13.5 \text{ or } 1.5 \text{ Vdc})$	"0" Level	V <sub>IL</sub>	5.0 10 15		1.5 3.0 4.0		2.25 4.50 6.75	1.5 3.0 4.0		1.5 3.0 4.0	Vdc
$\begin{array}{l} (V_O = 0.5 \mbox{ or } 4.5 \mbox{ Vdc}) \\ (V_O = 1.0 \mbox{ or } 9.0 \mbox{ Vdc}) \\ (V_O = 1.5 \mbox{ or } 13.5 \mbox{ Vdc}) \end{array}$	"1" Level	V <sub>IH</sub>	5.0 10 15	3.5 7.0 11		3.5 7.0 11	2.75 5.50 8.25		3.5 7.0 11		Vdc
$\begin{array}{l} \text{Output Drive Current} \\ (V_{OH} = 2.5 \ \text{Vdc}) \\ (V_{OH} = 4.6 \ \text{Vdc}) \\ (V_{OH} = 9.5 \ \text{Vdc}) \\ (V_{OH} = 13.5 \ \text{Vdc}) \end{array}$	Source	I <sub>OH</sub>	5.0 5.0 10 15	- 3.0 - 0.64 - 1.6 - 4.2		- 2.4 - 0.51 - 1.3 - 3.4	- 4.2 - 0.88 - 2.25 - 8.8	 	- 1.7 - 0.36 - 0.9 - 2.4		mAdc
(V <sub>OL</sub> = 0.4 Vdc) (V <sub>OL</sub> = 0.5 Vdc) (V <sub>OL</sub> = 1.5 Vdc)	Sink	I <sub>OL</sub>	5.0 10 15	0.64 1.6 4.2		0.51 1.3 3.4	0.88 2.25 8.8		0.36 0.9 2.4		mAdc
Input Current		l <sub>in</sub>	15	_	± 0.1	—	±0.00001	± 0.1	_	± 1.0	μAdc
Input Capacitance (V <sub>in</sub> = 0)		C <sub>in</sub>	—	_	—	_	5.0	7.5	—	—	pF
Quiescent Current (Per Package)		I <sub>DD</sub>	5.0 10 15		5.0 10 20		0.005 0.010 0.015	5.0 10 20		150 300 600	μAdc
Total Supply Current <sup>(5.)</sup> <sup>(6</sup> (Dynamic plus Quiesce Per Package) (C <sub>L</sub> = 50 pF on all outp buffers switching)	ent,	ŀτ	5.0 10 15			$I_{T} = (1$	).8 μΑ/kHz) f I.6 μΑ/kHz) f 2.4 μΑ/kHz) f	+ I <sub>DD</sub>			μAdc
Three-State Leakage Cur	rent	ITL	15	_	± 0.1		± 0.0001	± 0.1	_	± 3.0	μAdc

4. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

The formulas given are for the typical characteristics only at 25°C.
To calculate total supply current at loads other than 50 pF:

 $I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) \text{ Vfk}$ 

where: I<sub>T</sub> is in  $\mu$ A (per package), C<sub>L</sub> in pF, V = (V<sub>DD</sub> - V<sub>SS</sub>) in volts, f in kHz is input frequency, and k = 0.001.

# SWITCHING CHARACTERISTICS (7.) (CL = 50 pF, TA = 25 $^{\circ}$ C, See Figure 1)

			All Types		
Characteristic	Symbol	V <sub>DD</sub>	Тур <sup>(8.)</sup>	Max	Unit
Output Rise and Fall Time	t <sub>TLH</sub> ,				ns
t <sub>TLH</sub> , t <sub>THL</sub> = (1.5 ns/pF) C <sub>L</sub> + 25 ns	t <sub>THL</sub>	5.0	100	200	
t <sub>TLH</sub> , t <sub>THL</sub> = (0.75 ns/pF) C <sub>L</sub> + 12.5 ns		10	50	100	
t <sub>TLH</sub> , t <sub>THL</sub> = (0.55 ns/pF) C <sub>L</sub> + 9.5 ns		15	40	80	
Propagation Delay Time (Figure 2)	t <sub>PLH</sub>				ns
Inhibit, Control, or Data to Z		5.0	330	650	
		10	125	250	
		15	85	170	
Propagation Delay Time (Figure 2)	t <sub>PHL</sub>				ns
Inhibit, Control, or Data to Z		5.0	330	650	
		10	125	250	
		15	85	170	
3-State Output Delay Times (Figure 3)	t <sub>PHZ</sub> , t <sub>PLZ</sub> ,	5.0	60	150	ns
"1" or "0" to High Z, and	t <sub>PZH</sub> , t <sub>PZL</sub>	10	35	100	
High Z to "1" or "0"		15	30	75	

The formulas given are for the typical characteristics only at 25°C.
Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.





Figure 1. Power Dissipation Test Circuit and Waveform









Figure 3. 3-State AC Test Circuit and Waveform

#### LOGIC DIAGRAM



### **3-STATE MODE OF OPERATION**

Output terminals of several MC14512B 8-Bit Data Selectors can be connected to a single date bus as shown. One MC14512B is selected by the 3-state control, and the remaining devices are disabled into a high-impedance "off" state. The number of 8-bit data selectors, N, that may be connected to a bus line is determined from the output drive current,  $I_{OD}$ , 3-state or disable output leakage current,  $I_{TL}$ , and the load current,  $I_L$ , required to drive the bus line


(including fanout to other device inputs), and can be calculated by:

$$N = \frac{I_{OD} - I_L}{I_{TL}} + 1$$

N must be calculated for both high and low logic state of the bus line.

### PACKAGE DIMENSIONS

SOIC-16



DIMENSION LTO CENTER OF LEADS WHEN FORMED PARALLEL. DIMENSION B DOES NOT INCLUDE MOLD FLASH. ROUNDED CORNERS OPTIONAL. 4. 5. INCHES MILLIMETERS MIN MAX MIN MAX DIM 0.740 0.770 18.80 19.55 Α В 0.250 0.270 6.35 6.85 С 0.145 0.175 3.69 4 4 4 D 0.015 0.021 0.040 0.70 0.39 0.53 1.02 1.77 G 0.100 BSC 2.54 BSC Н 0.050 BSC 1.27 BSC 0.008 0.015 0.21 0.38 J K L M 0.110 0.130 2.80 3.30 0.295 0.305 7.50 7.74 0° | 10° 0 ° 10 **S** 0.020 0.040 0.51 1.01


1. DIMENSIONING AND TOLERANCING PER ANSI

Y14.5M, 1982. CONTROLLING DIMENSION: INCH.

NOTES:

2.

3.



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI


- Y14.5M, 1982. Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)

PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR 5.

PROTRUSION & DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
М	0 °	7°	0 °	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

# PACKAGE DIMENSIONS



NOTES

DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.

2

DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15

(0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY.

5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE 5 DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 ( 0.018)

	MILLIN	IETERS	INC	HES	
DIM	MIN	MIN MAX		MAX	
Α		2.05		0.081	
A <sub>1</sub>	0.05	0.20	0.002	0.008	
b	0.35	0.50	0.014	0.020	
c	0.18	0.27	0.007	0.011	
D	9.90	10.50	0.390	0.413	
Е	5.10	5.45	0.201	0.215	
е	1.27	BSC	0.050 BSC		
Η <sub>E</sub>	7.40	8.20	0.291	0.323	
Г	0.50	0.85	0.020	0.033	
LΕ	1.10	1.50	0.043	0.059	
М	0 °	10 °	0 °	10 °	
Q <sub>1</sub>	0.70	0.90	0.028	0.035	
Ζ		0.78		0.031	

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILC does not convey any license under its patent rights or the rights of others. SCILC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative