

Advance Information

Ultra-Mobile Platform PMIC

The 900841 is a high-efficiency, Power Management Integrated Circuit (PMIC), capable of providing all operating voltages for ultramobile platforms through its 29 voltage rails. It has nine switching power supplies running at frequencies from 1.0 to 4.0 MHz,17 highly-efficient LDOs and three, 3.3 V power switches. It incorporates a switching mode Li-Ion battery charger, advanced audio path, signaling and backlight LED drivers, 22-channel ADC, real time clock, 8 GPIO, 8 GPO, and 4 GPOSW for specific platform switches control.

The SC900841 is fully configurable and controllable through its SPI and Mini SPI interfaces. Along with companion chip SC900842, it provides an optimized power management solution for ultra-mobile platforms used on Mobile Internet Devices (MID), netbooks, tablets, slates, smart phones and other high-tech portable devices.

Optimum partitioning, high feature integration, and state-of-the-art technology allow Freescale to effectively serve this growing market segment.

Features

- Complete system power management, battery charging and audio support integrated in a single chip
- Advanced audio path
- Fully programmable DC/DC switching, low drop-out regulators, and load switches
- Power path management & switching mode Li-Ion/Li-Polymer battery charger
- LCD backlight and system lighting support
- SPI interface (up to 25 MHz operation)
- 22-channel (32 capable) 10-bit ADC for internal and external sensing with touch screen interface
- \cdot Real time clock (RTC)
- 8 Interrupt capable GPIOs and 8 GPOs
- 4 GPOs for controlling platform switches
- I/O interrupt and reset controller

900841

POWER MANAGEMENT

ORDERING INFORMATION

Applications

- Mobile Internet Devices (MID)
- Tablet PC
- Netbooks

 Figure 1. 900841 Simplified Application Diagram

* This document contains certain information on a new product. Specifications and information herein are subject to change without notice. © Freescale Semiconductor, Inc., 2011. All rights reserved.

Document Number: SC900841 Rev. 2.0, 2/2011

 $\sqrt{\textsf{RoHS}}$

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 1. Maximum Ratings

All voltages are with respect to ground, unless otherwise noted. Exceeding these ratings may cause malfunction or permanent damage to the device. The detailed maximum voltage rating per pin can be found in the pin list section.

THERMAL RATINGS

Notes

1. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause a malfunction or permanent damage to the device.

- 2. Freescale's Package Reflow capability meets the Pb-free requirements for JEDEC standard J-STD-020C, for Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL)
- 3. ESD testing is performed in accordance with the Human Body Model (HBM) (CZAP = 100 pF, RZAP = 1500 Ω), and the Charge Device Model (CDM), Robotic (CZAP = 4.0 pF).
- 4. All pins meet 500 V CDM except VCOREREF.

POWER DISSIPATION

During operation, the temperature of the die must not exceed the maximum junction temperature. Depending on the operating ambient temperature and the total internal dissipation this limit can be exceeded.

To optimize the thermal management scheme and avoid overheating, the 900841 provides a thermal management system that protects against overheating. This protection should be considered as a fail-safe mechanism, and the application design should initiate thermal shutdown under normal conditions. Reference [Thermal Management](#page-109-0) for more details.

POWER CONSUMPTION

[Table 2](#page-2-0) defines the maximum power consumption specifications in the various system and device states. For each entry in the table, the component is assumed to be configured for driving purely capacitive loads, and the voltages listed in each entry are nominal output voltages.

Note that the "Soft Mechanical Off" state is a transitional state. The device will spend less than 150 µs in this state before V15 starts to turn on, upon detection of a valid USB device or valid battery.

Table 2. Power Rating

STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

ELECTRICAL CHARACTERISTICS *STATIC ELECTRICAL CHARACTERISTICS*

Table 3. Static Electrical Characteristics

ELECTRICAL CHARACTERISTICS *STATIC ELECTRICAL CHARACTERISTICS*

Table 3. Static Electrical Characteristics

ELECTRICAL CHARACTERISTICS *STATIC ELECTRICAL CHARACTERISTICS*

Table 3. Static Electrical Characteristics

 T_A = -40 °C to 85 °C, V_{PWR} = 3.0 to 4.4 V, typical external component values, and full load current range, unless otherwise noted. Typical values are characterized at V_{PWR} = 3.6 V and 25 °C.

Under-voltage Detection Threshold Hysteresis V_{PNL18UVH} - 1.0 - %

ELECTRICAL CHARACTERISTICS *STATIC ELECTRICAL CHARACTERISTICS*

Table 3. Static Electrical Characteristics

 T_A = -40 °C to 85 °C, V_{PWR} = 3.0 to 4.4 V, typical external component values, and full load current range, unless otherwise noted. Typical values are characterized at $\rm V_{PWR}$ = 3.6 V and 25 °C.

VCCPAOAC ELECTRICAL CHARACTERISTICS

STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

ELECTRICAL CHARACTERISTICS *STATIC ELECTRICAL CHARACTERISTICS*

Table 3. Static Electrical Characteristics

 T_A = -40 °C to 85 °C, V_{PWR} = 3.0 to 4.4 V, typical external component values, and full load current range, unless otherwise noted. Typical values are characterized at $\rm V_{PWR}$ = 3.6 V and 25 °C.

Notes

5. PVINVIB pin has to always be connected to VPWR node, even if the vibrator is not used.

ELECTRICAL CHARACTERISTICS *STATIC ELECTRICAL CHARACTERISTICS*

Table 3. Static Electrical Characteristics

ELECTRICAL CHARACTERISTICS *STATIC ELECTRICAL CHARACTERISTICS*

Table 3. Static Electrical Characteristics

 T_A = -40 °C to 85 °C, V_{PWR} = 3.0 to 4.4 V, typical external component values, and full load current range, unless otherwise noted. Typical values are characterized at V_{PWR} = 3.6 V and 25 °C.

6. Rs represents a possible external series resistor between the voltage source and the ADIN input.

7. Refer to **[Table 96](#page-156-0)** for analog valid input range and input buffer range characteristics for each ADC Channel

8. Amplifier bias current accounted for in overall ADC current drain

- 9. This is equivalent to a 10 kΩ pull-up and a 10 kΩ thermistor at -35°C
- 10. At room temperature

DYNAMIC ELECTRICAL CHARACTERISTICS

Table 4. Dynamic Electrical Characteristics

Table 4. Dynamic Electrical Characteristics

ELECTRICAL CHARACTERISTICS *DYNAMIC ELECTRICAL CHARACTERISTICS*

Table 4. Dynamic Electrical Characteristics

Table 4. Dynamic Electrical Characteristics

ELECTRICAL CHARACTERISTICS *DYNAMIC ELECTRICAL CHARACTERISTICS*

Table 4. Dynamic Electrical Characteristics

FUNCTIONAL DESCRIPTION

GENERAL DESCRIPTION

The 900841 is a high efficiency Power Management Integrated Circuit(PMIC), incorporating a Li-Ion battery charger. It is optimized for Ultra-mobile platforms of which Mobile Internet Devices(MID) are representative. Other enduser applications include but are not limited to Netbooks, Tablets, Slates, and Smartphones.

 The 900841 PMIC, along with the companion chip 900842, is designed for optimum partitioning, as an integral part of Freescale's power management solution to meet the needs of Ultra-mobile platforms.

Optimum partitioning, high feature integration, and state of the art technology, enable Freescale to support Ultra-mobile platforms that are cost effective, by reducing component count and board area. The Freescale solution also allows ease of system design, resulting in a faster time to market development cycle.

It accepts input from commonly available single-cell Li-Ion (Li+) or Li-Polymer battery, and delivers regulated power to various components (CPU, chip sets, wireless, memory, storage, display, sensors, and others) on Ultra-mobile platforms.

Figure 2. Freescaleís Ultra-mobile Platform Power Management Solution High Level Block Diagram

FEATURE LIST

- Complete system power management, battery charging and audio support integrated in a single chip reducing board space and component count
- Ultra-mobile platform Architecture Support
- Audio System Capabilities:
	- PCM / I^2S (Voice & Audio) All formatting and flexibility including automatic sample rate detection in slave mode
	- 16 bit Voice CODEC (>85 dB SNR)
	- 24 bit Audio DAC (100 dB SNR, <0.1%THD)
	- Microphone Support
- Handset with bias / Headset with bias and detection / Digital with clock
- Stereo Line Inputs
- Single ended outputs Class A Line-Out Amplifier - 2.0 V_{PP} into 10 kΩ
- Battery supplied Class AB Ear piece Amplifier with differential outputs
	- 4.0 V_{PP} into 32 Ω
- Single ended output Class AB Headset Amplifier with negative charge pump for capacitor less headset coupling
	- 20 mWrms typical per channel
	- Headset insertion/stereo detection circuit

900841

FUNCTIONAL DESCRIPTION *GENERAL DESCRIPTION*

- 500 mW into 8.0 Ω Class-D Loudspeaker Amplifier with differential outputs
- Fully Programmable DC/DC Switching, Low Drop-Out Regulators, and Load Switches
	- Delivers regulated reliable power to various system components
	- High efficiency multi mode power conversion ensuring extended battery life
	- Fully programmable with extensive protection features and complete fault reporting for best in class overall system reliability
	- Internal Compensation
	- 6 Buck DC/DC Regulators
		- 2x VID Controlled with 1.0 MHz switching and external switches for CPU and Graphics core support
		- 4x with 4.0 MHz switching and integrated switches for system support and LDO supply for optimized thermal performance and power efficiency
	- 3 Boost DC/DC Regulators (Non-Synchronous with integrated low side switch)
		- High voltage boost regulator for backlight support
		- 5.0 V boost regulator for RGB LED supply and OTG Host Mode support
		- 4.2 V boost regulator for WiMAX PA supply support
	- 17 Low Drop-Out (LDO) regulators including a vibrator motor regulator
	- 1 configurable LDO/Switch regulator for SDIO card support
	- Three 3.3 V load switches for system support
- Power Path Management & Switching Mode Li-Ion/Li-Polymer Battery Charger
	- Efficient switching Li-Ion battery charger allowing for reduced power dissipation and reduced charge time
	- Power path management that allows power to the system even in the absence of the battery through an external power supply
	- Programmable options for various charging parameters
	- Charger input over-voltage protection
	- Battery vitals monitoring/reporting/protecting
	- Coin Cell Backup battery charger
- LCD Backlight support with up to 15 LEDs (3p5s)
- Camera Scene Illumination support (1p5s)
- 2xRGB banks LED drivers with optimized LED control
- SPI interface supporting Ultra-mobile Platform architecture (up to 25 MHz operation)
- 22-channel (32 capable) 10-bit ADC for internal and external sensing with touch screen interface
- Low power 32.786 kHz XTAL oscillator.
- Real Time Clock (RTC) to provide time reference and alarm functions with wake up control.
- 8 Interrupt capable GPIOs and 8 GPOs
- 4 GPOs for controlling platform switches
- Various control and status reporting I/Os
- Interrupt and Reset controller. All interrupt signals can be masked.
- Overall solution size target of < 900 mm^2 (including clearance and routing)
- Operating temperature of -40°C to +85°C

INTERNAL BLOCK DIAGRAM

 Figure 3. Functional Block Diagram

PIN OUT DESCRIPTION AND BALL MAP

Refer to [Pin Description](#page-29-0) for a detailed list of pins and ball assignments. The ball map of the package is given in

[Figure 4](#page-29-1) as a top view. The BGA footprint on the application PCB will have the same mapping as given in [Figure 4](#page-29-1).

 Figure 4. SC900841 Package Ball Map (Top view)

PIN DESCRIPTION

The Type Column indicates the maximum average current through each ball assigned to the different nodes, 500 mA

maximum for HIPWR, 300 mA maximum for MDPWR, and 100 mA maximum for LOPWR

GENERAL DESCRIPTION

 Γ

FUNCTIONAL DESCRIPTION *GENERAL DESCRIPTION*

FUNCTIONAL DESCRIPTION *GENERAL DESCRIPTION*

FUNCTIONAL DESCRIPTION *GENERAL DESCRIPTION*

GENERAL DESCRIPTION

FUNCTIONAL DESCRIPTION *GENERAL DESCRIPTION*

Table 5. SC900841 Pin Description

FUNCTIONAL DESCRIPTION *GENERAL DESCRIPTION*

Table 5. SC900841 Pin Description

FUNCTIONAL DESCRIPTION *GENERAL DESCRIPTION*

Table 5. SC900841 Pin Description

GENERAL DESCRIPTION

Table 5. SC900841 Pin Description

11. The Type Column indicates the maximum average current through each ball assigned to the different nodes. 500 mA maximum for HIPWR, 300 mA maximum for MDPWR, and 100 mA maximum for LOPWR

FUNCTIONAL DEVICE OPERATION

SYSTEM CONTROL INTERFACE

OVERVIEW

This section addresses the various interfaces and I/Os between the PMIC solution and the rest of the system.

System control interface includes the following:

- SPI interface: This is the serial communications interface between the 900841and the System Control Unit (SCU) in the platform controller hub.
- Communications (COMMs) Module Interface: This is the interface between the various basic and advanced communication modules, and the PMIC solution. It consists of two components:
	- A Serial Communications port (Mini-SPI): This port goes to the 900841 PMIC, which houses the digital core supply of the COMMs module.
	- Dedicated I/O signals for direct COMMs control of the PMIC solution.
- Interrupt controller
- Sideband signals: These are I/O signals between the 900841 and the Ultra-mobile Platform architecture for control and status reporting.
- I²S Bus Interface for Audio/Voice
- Freescale chip set communications signals: This includes control and status reporting signal between the 900841 and the companion chip, 900842 in Freescale's power management solution.
- Special registers

SPI INTERFACE

The 900841 contains a SPI interface port, which allows a host controller to access the register set. Using these registers, 900841 resources can be controlled. The registers provide information on the PMIC status, as well as information on external signals.

The addressable register map spans 1024 registers of 8 data bits each. The map is not fully populated. A detailed structure of the register set along with bit names, positions, and basic descriptions, are given in [Table 116.](#page-173-0) Expanded bit descriptions are included in the individual functional sections for application guidance.

Note that not all bits are truly writable. Refer to the individual sub-circuit descriptions and the [Table 116](#page-173-0) to determine the read/write capability of each bit.

Table 6. SPI Interface Pin Functionality

The Platform controller hub is the master, while the PMIC is the slave. The SPI interface operates at a typical frequency of 12.5 MHz, and at a maximum frequency of 25 MHz, with lower speeds supported.

The SPI interface is configured in mode 1: clock polarity is active high (CPOL = 0), and data is latched on the falling edge of clock (CPHA = 1). The chip select signal, SPICSB, is active low. The SPICSB line must remain active during the entire SPI transfer. The MISO line will be tri-stated while SPICSB is high.

The SPI frame consists of 24 bits: a Read/Write bit, a 10 bit address code (MSB first), 5 "dead" bits and 8 data bits (also MSB first). The Read/Write bit selects whether the SPI transaction is a read or a write: for a write operation, the R/W bit must be a one; for a read operation, it must be a zero.

For a read transaction, any data on the MOSI pin after the address bits is ignored. The MISO pin will output the data field pointed to by the 10-bit address loaded at the beginning of the SPI sequence. SPI read backs of the address field and unused bits are returned as zero. For read operations, the PMIC supports address auto-increment.

For a write operation, once all the data bits are written, the data is transferred into the registers on the falling edge of the 24th clock cycle. All unused SPI bits in each register must be written to a zero.

To start a new SPI transfer, the SPICSB line must go inactive and then active again. After the LSB of data is sent, if the SPICSB line is held low, up to seven additional address/ data packets may be sent as writes to the PMIC. Refer to the [VRCOMP Pin](#page-45-0) section.

The following diagrams illustrate the SPI Write Protocol, SPI Read Protocol, and SPI Timing.

 Figure 5. SPI Read from PMIC Diagram (One Address/Data Packet shown)

900841

900841

The Advanced COMMs rails can be controlled either by hardware or software. If a software control is desired, the enable input signal must always be active, and the internal SPI register is used to turn on/off the output voltage. If used to enable/disable the voltage rail.

hardware control is desired, the internal SPI register must be configured to turn on the voltage rail, and the ENABLE pin is

The enable signals follow the DC signaling specifications in [Table 3](#page-3-0) with a reference of 1.8 V (VPMIC).

Advanced COMMs Serial Interface

The advanced COMMs module interfaces with the 900841 through a simple serial interface, referred to as the "Mini-SPI" in this document. This interface is used to control the output voltage levels of the Advanced COMMs rails and has the following characteristics:

- SPI maximum clock speed is 10 MHz
- SPI interface consists of 16-bit word
- MSB Bit 15 is sent first followed by MSB-1 and so forth.
- SPI configured with rising-edge clock where data is sampled on the rising edge of clock
- CS (Chip Select) indicates when the master starts SPI data exchange. It is also used to reset the SPI slave so that

COMMS MODULE INTERFACE

The 900841 supports the following communication modules:

- 1. Basic COMMs: WiFi, Bluetooth (BT), and GPS. The basic COMMs subsystem is present on all Ultra-mobile Platforms.
- 2. Advanced COMMs: WiMax and 3G options.

The 900841 provides a set of pins to enable/disable the voltage rails that support the Advanced COMMs module(s): VYMXGPS, VYMXPA, and VYMX3G.

set to the 1.3 V option. VYMXPAEN Enable Input signal for the VYMXPA rail. Only

VYMX3GEN Enable Input signal for the VYMX3G rail

applicable when the VYMXPA rail is set to the

Table 7. COMMs Modules Interface Pin Functionality

Pin Name Pin Functionality

4.2V option.

A0

DB4

DB1

 $DB0$

D7

Don't Care

RM

A9

A8

FUNCTIONAL DEVICE OPERATION *SYSTEM CONTROL INTERFACE*

SPI SS#

CLK

MOSI

[Table 8](#page-41-0) shows the control logic of the Advanced COMMs

D₀

Don't Care

rails. For a voltage rail to be active, both the SPI register setting and the ENABLE pin must be active.

Table 8. COMMs Modules Interface Pins vs. Control Registers

VYMXGPSEN | Enable Input signal for the VYMXGPS rail. Only applicable when the VYMXGPS rail is the internal pull-down, and the voltage rail will be inactive.

FUNCTIONAL DEVICE OPERATION *SYSTEM CONTROL INTERFACE*

it is ready to receive the next word. This improves the noise immunity of the system.

- Next five bits, SDATA[15:11] are dedicated to core voltage levels
- Following five bits, SDATA[10:6] are reserved
- Last six bits, SDATA[5:0] are unused. These bits are read as zeroes
- Changes to core supply voltage levels are applied only after receiving all 16-bits of data

The VYMX3G output voltage is determined by bits 11 through 15 as follows:

 \cdot VYMX3G = 0.6V + 0.025*{2^4*SDATA[15] + 2^3*SDATA[14] + 2^2*SDATA[13] + 2^1*SDATA[12] + SDATA[11]}

Table 9. Advanced COMMs Mini-SPI Pin Functionality

SC900841

Figure 8. Mini-SPI Architecture and Simplified Timing Diagram

INTERRUPT CONTROLLER

Control

The PMIC informs the system of important events using interrupts. Unmasked interrupt events are signaled to the host by driving the PMICINT pin high.

Each interrupt is latched so that even if the interrupt source becomes inactive, the interrupt will remain set until cleared. If a new interrupt occurs while the controller clears an existing interrupt bit, the interrupt line will remain high.

Each interrupt can be masked by setting the corresponding mask bit to a '1'. As a result, when a masked interrupt bit goes high, the interrupt line will not go high. A masked interrupt can still be read from the register. If a masked interrupt bit was already high, the interrupt line will go high after unmasking.

The following is the interrupt handling mechanism which has inherent latency that the clients must expect:

- 1. PMIC interrupts SCU, if both the 1st and 2nd level bits are not masked.
- 2. SCU reads PMIC master, 1st level, interrupt event register.
- 3. SCU then traverses all the branches of the interrupt tree where events are indicated.
- 4. SCU will service events in leaf node registers. When an unmasked interrupt event happens:
- \cdot The 2nd level bit is set.
- The 1st level bit is set by a rising edge sent from the 2nd level register, and the PMICINT signal goes from low to high
- When the system controller, the SCU, reads the 1st level register the 2nd level registers that were set, remain set. Any unset registers are free to accept an interrupt event.
- When the 1st level register is read, any 1st level register bits that were set at the point the SPI read strobe shifts the register value into the SPI transmit shift register, that bit will be cleared by the SPI self clear signal immediately following the read strobe. This allows new interrupts to be recorded without being lost. If all unmasked 1st level bits get cleared by the read, the PIMCINT pin will de-assert. If a new unmasked 1st level interrupt event happens, just after the read of the 1st level register, the PIMCINT pin interrupt pin will remain asserted. The SCU reads each 2nd level register and these are cleared on read.

SYSTEM CONTROL INTERFACE

• When the 2nd level register is read, any 2nd level register bits that were set at the point the SPI read strobe sweeps, the register value into the SPI transmit shift register, that bit will be cleared by the SPI self clear signal immediately following the read strobe. This allows new interrupts to be

recorded without being lost. If a new unmasked 2nd level interrupt event happens just after the read of the 2nd level register, the PMICINT pin will assert if the 1st level bit is not masked.

Table 10. Interrupt Registers Summary

Notes

12. Because of the design of the clear on read logic, any interrupt event is allowed to happen at any time. If the interrupt event happens close to when a read of the interrupt register happens, if the SPI read captures that interrupt bit as being set, then that bit will get cleared. If the read does not capture the bit as being set, it will not be cleared. In this way no interrupt events are lost.

- 13. The 2nd level interrupts that get "Ored" together to set the 1st level interrupt bits can block other 2nd level interrupts from setting the 1st level interrupt register. This is because if any of the 2nd level interrupts is high, the output of the OR will remain high, blocking the other 2nd level interruptís rising edge. This should not be a problem. because when the 2nd level register is read, the SCU will see all the bits that are active when it is read. The software will decide which one to service first, just as it needs to do when more than one 1st level interrupt bits are set when that register is read.
- 14. Masking has no affect on interrupt bits being set or cleared. Masking just prevents the interrupt event from asserting the interrupt pin. If an interrupt bit is set, but is masked, the interrupt pin does not assert. If the mask bit is cleared while the bit is still set, the interrupt pin will assert. Most interrupt registers have 1st and 2nd level mask bits. Both mask bits must be in the unmasked state to generate an interrupt to the SCU.
- 15. Some 2nd level interrupt registers are level sensitive. If the level that sets these interrupts registers is active when the register is read, it will clear during the active time of the clear on read signal and then reassert. This will reassert the 1st level interrupt bit.
- 16. The GPIO interrupts do not have interrupt masking bits, they have interrupt prevention bits. This is controlled by bits 5:4 of the GPIO control register. See [GPIOs](#page-168-0) for more details on using the GPIO as interrupt inputs.
- 17. Interrupts generated by external events are de-bounced. Therefore, the event needs to be stable throughout the de-bounce period before an interrupt is generated. Nominal de-bounce periods for each event are documented in [Table 11.](#page-44-0) Due to the asynchronous nature of the de-bounce timer, the effective de-bounce time can vary slightly.

FUNCTIONAL DEVICE OPERATION *SYSTEM CONTROL INTERFACE*

Interrupt Bit Summary

The following table summarizes all 1st and 2nd level interrupt bits associated with the Interrupt Controller. For

Table 11. Interrupt Bit Summary

more detailed behavioral descriptions, refer to the related sections.

Notes

18. Varies by regulator. Normally it is 1.5 times the regulator turn on time.

19. 32 ms rising and 120 μs falling

SIDEBAND SIGNALS

The following pins are included as part of the Sideband signals:

Table 12. Sidebands Pin Functionality

PMCINT Pin

The PMICINT pin interrupts the Platform controller hub by rising from low to high when an unmasked interrupt event occurs. It is a level sensitive pin and it is cleared when the Platform controller hub reads the Interrupt registers. Reference [Interrupt Controller](#page-42-0) for a more detailed explanation of the Interrupt mechanism.

The PMICINT pin follows the DC Signaling specifications in [Table 3](#page-3-0) with a reference of 1.8 V (VPMIC).

VRCOMP Pin

This is an active high voltage regulator complete signal. It is asserted low by the PMIC when a SPI voltage regulation request, or other write request has been decoded. The signal is de-asserted on completion of the request (i.e. the rail is in regulation). This signal is relevant to the SPI initiated writes and EXITSTBY assertion.

The VRCOMP pin follows the DC Signaling specifications in [Table 3](#page-3-0) with a reference of 1.8 V (VPMIC).

[Figure 9](#page-45-1) illustrates the Voltage Regulators register write cycles and VRCOMP functionality. The rising edge on the SPICSB pin indicates the end of the block of Voltage Regulators configurations, at which point the VRCOMP pin is driven low. As an address/data block is written, the PMIC can start to ramp those rails (DC-DC, LDO, or switch). Once all of the rails are in regulation, the PMIC drives the VRCOMP pin high, indicating to the Platform controller hub that the voltage regulator configuration request is completed, and the PMIC is ready for subsequent transactions. The maximum number of voltage regulator change packets (address/data combinations) is 8. The voltage regulators should ramp at the rate defined in the regulators tables. Due to the relatively long turn-off time of the voltage regulators, the VRCOMP signal is to be gated-off after a 500 ns minimum (30 ms max.) low time.

 Figure 9. VRCOMP Functionality in a SPI Voltage Regulators Configuration

RESET Pin

This is an active low, hard reset for the Platform controller hub. When this pin is asserted, the Platform controller hub returns to its initial default state. This signal can be asserted

when a cold or warm reset is initiated, depending on the settings in the CHIPCNTL register.

The RESET pin follows the DC Signaling specifications in [Table 3](#page-3-0) with a VCC of 1.8 V (VPMIC)

900841

PWRGD Pin

This is a Power Good Output Signal from the 900841 to the Platform controller hub. Assertion of PWRGD means that the VCCPAOAC, VAON, and VPMIC rails have been valid for at least 100 microseconds. The Platform Controller Hub will remain off until this signal is asserted. This signal is only deasserted if VCCPAOAC, VAON, or VPMIC is out of regulation, or a cold reset is initiated by the firmware.

The PWRGD pin follows the DC Signaling specifications in [Table 3](#page-3-0) with a reference of 1.8 V (VPMIC)

WARM and COLD RESET

The RESET and PWRGD signals have two functions which are initiated through the register file. Together they define a warm reset or cold reset to the Platform controller hub. The sequencing shown in [Figure 10](#page-46-0) and is controlled from the register CHIPCNTRL through bits WARMRST and COLDRST. The pulse should be held low for 5s < t < 31s.|

Table 13. CHIPCNTL Register Structure and Bit Description

EXITSTBY Pin

When the EXITSTBY pin is asserted high, the 900841 exits the AOAC standby settings for regulating the platform supplies. When asserted, the PMIC switches the voltage regulators, as defined in the voltage regulator registers from the CTL Bits to the AOACTL Bits. This is a low latency voltage regulators context switch.

EXITSTBY pin follows the DC signaling specifications in [Table 3](#page-3-0) with a reference of 1.05 V (VCCP)

AOAC Exit Standby

When the EXITSTBY signal is asserted high from the Platform controller hub, the VRCOMP signal should be driven low. On the rising edge of the EXITSTBY signal, the AOACTL bits should be copied to the CTL bits in the different voltage regulator control registers, unless Bit 5 is '0'. If Bit 5 is '0', then the CTL bits are not modified. The VRCOMP signal is deasserted at this point. Next the rails defined in the new CTL registers should be ramped up together or remain in the same state, as if the AOACTL settings were the same as the previous CTL setting. Once all of the rails are in regulation, the VRCOMP signal should be driven high.

[Figure 11](#page-47-0) shows the timing diagram of the EXITSTBY signal. There is a special case (Optimized Case) when the EXITSTBY signal is asserted with the VCCP, VCCPDDR, VCCA, and VCC180 rails. If some combination of these four rails turn on with the assertion of the EXITSTBY signal, the entire time for the re-configuration should take no longer than 30 ms. See [Figure 12](#page-47-1).

 Figure 12. Optimized Exit Standby Diagram

The power-on default AOACCTLVxx register setting for the VCCP, VCCPDDR, VCCA, and VCC180 rails are to be turned on by the assertion of the EXITSTBY signal. However, every regulator has an AOACCTLVxx register setting, and can be configured to turn on, turn off, or have no change. The power-on default AOACCTLVxx register setting for all other regulators is set to no change. Note that the VDDQ regulator has to be enabled in order for the VCCA regulator to turn on.

THERMTRIPB Pin

THERMTRIPB is an active low Thermal Trip input signal. It is asserted by the CPU to indicate a catastrophic thermal event. On the falling edge of THERMTRIPB, the PMIC has 500 ms to sequence off all rails from the highest to lowest. The PMIC will turn on automatically upon detecting a turn on event, at which point the cold boot flow should be followed as shown in [Turn on Events.](#page-63-0)

The PMIC provides a weak (50 -100 kΩ) pull-up to VCCPAOAC. The PMIC only responds to a THERMTRIPB signal if the VCCP regulator is on. The Platform controller hub output driver is 55 Ω nominal.

The THERMTRIPB pin follows the DC Signaling specifications in [Table 3](#page-3-0) with a reference of 1.05 V (VCCPAOAC).

VIDEN[1:0] & VID[6:0] Pins

Both VCC and VNN regulators are variable in the CPU and supply two different sub-systems. The CPU implements a VID mechanism that minimizes the number of required pins. The VID for VNN and VCC are multiplexed on to the same set of pins and a separate 2-bit enable/ID is defined to specify to which sub-system the driven VID corresponds. One of the combinations is used to notify that the VID is invalid. This is used when the CPU is in C6/Standby, to tri-state the VID pins to save power.

Table 14. VIDEN Selections

Both VCC and VNN have initial boot voltage (VCC VBOOT $= 1.1$ V; VNN VBOOT = 0.9 V) settings that the Platform controller hub sets to the VNN and VCC regulators by a SPI write to the VNNLATCH and VCCLATCH registers. Once all of the platform voltage rails are up, the CPU will drive the VID and VIDEN signals to set the VNN and VCC output voltage to the appropriate level. The VID and VIDEN signals will go through the sequence INVALID >> VNN >> INVALID >> VCC.

VID[6:0] and VIDEN[1:0] will transition together and the PMIC must de-bounce the VID[6:0] and VIDEN[1:0] for 100 to 400 ns. The CPU will hold these signals valid for at least 500 ns. VID signals are disabled from controlling VCC/VNN unless the VCCP regulator is enabled

Both regulators support dynamic VID transitioning during normal runtime operation. For the VNN regulator, dynamic VIDs require the CPU to change the VIDEN signals to INVALID each time to change the VNN output voltage. The VCC regulator is different in that it does not require the VIDEN signals to change to change the VCC output voltage. If the VIDEN signals are set for VCC (01) the VID signals can change and the VCC regulator will respond by changing the output voltage accordingly.

[Figure 13](#page-48-0) shows how the VCC output voltage can change during normal runtime operation when the VIDEN signals are set to VCC (01). If the VIDEN signals are set to VCC (01), the VCC regulator must monitor the VID signals, latch any changes, and change the output voltage setting accordingly. During normal operation, when the CPU is dynamically changing the VID setting for the VCC regulator, it will only change the VID combination by 1 step, which corresponds to a voltage step of ±12.5 mV. During these changes, the VCC regulator must follow the 25 mV/ms slew rate specification.

The VNN regulator differs from the VCC regulator, in that dynamic changes to the VNN regulator output voltage require the VIDEN signals to change to INVALID each time. [Figure 14](#page-49-0) shows how the VNN output voltage can change during normal runtime operation.

The VIDEN[1:0] pins are active high signals driven by the CPU to indicate if the VID bus is addressing VCC or VNN. They follow the DC Signaling specifications in [Table 3](#page-3-0) with a reference of 1.05 V (VCCPAOAC)

The VID[6:0] pins are active high signals driven by the CPU to indicate the output voltage setting for the VCC and VNN rails. They follow the DC Signaling specifications in [Table 3](#page-3-0) with a reference of 1.05 V (VCCP)

The VID output buffer driver is of the CMOS type. The Platform controller hub output driver Impedance is a pull-up (55 Ω +20%/-55%) and pull-down (55 Ω +20%/-55%). Motherboard Impedance is 55 Ω ±15%. Under extreme conditions, there could be ringing that cross the 70/30% threshold, hence the de-bounce requirements. Maximum leakage current on the VID pins is 100 mA.

VID[6:0] for each of the VCC and VNN rails will be latched in an internal register that will be updated with every VID[6:0] pin signaling

Table 15. VCC and VNN Latch Register Structure and Bit Description

 Figure 13. Dynamic VCC Timing Diagram

900841

Figure 14. Dynamic VNN Timing Diagram

[Figure 15](#page-49-1) shows the 7-bit VID codes vs. the output voltage of VCC and VNN.

Figure 15. 7-Bit VID Code vs. VCC/VNN Output Voltage

As explained previously, the output voltage setting for the VCC and VNN regulators can be set via the VID/VIDEN pins from the CPU, or by programming the VNNLATCH and VCCLATCH registers through the SPI interface via the Platform controller hub. [Figure 16](#page-50-0) shows the relationship between the VID/VIDEN signals, the DVPxVRD bit in the

Latch registers, and the VRCOMP output signal. The figure shows VCC as an example, but is also applicable to VNN

The DVPxVRD bit in the VNNLATCH and VCCLATCH registers controls the select input to the multiplexer. If the DVPxVRD bit is set to a '0', the regulator uses the VID/VIDEN

FUNCTIONAL DEVICE OPERATION *SYSTEM CONTROL INTERFACE*

pins from the CPU, and if the DVPxVRD bit is set to a '1', the regulator uses the VNNLATCH and VCCLATCH registers to set the output voltage.

When the DVPxVRD bit is set to a '0', any changes to the VNNLATCH and VCCLATCH registers should be ignored. When the DVPxVRD bit is set to a '1', any changes on the VID/VIDEN pins from the CPU should be ignored.

As soon as the DVPxVRD bit is set to a '1', the regulator switches from using the VID/VIDEN pins to using the

VCCLATCH register, and the output voltage of the regulator changes to what the VCCLATCH register is set.

[Figure 16](#page-50-0) also shows how the PMIC controls the VRCOMP signal. The PMIC toggles the VRCOMP signal any time the DVPxVRD bit is set to a '1' and the output voltage of the VNN or the VCC regulator changes. If the output voltage of the VCC/VNN regulator changes and the DVPxVRD bit is set to a '0', the VRCOMP signal should not toggle. In other words, VRCOMP only toggles for changes to VCC and VNN through the SPI registers.

 Figure 16. Relationship Between the VID/VIDEN Pins, the DPV1VRD Bit, and VRCOMP Signal

I2S/PCM INTERFACE

A detailed description of the I2S interface is provided in [Audio.](#page-132-0)

FREESCALE CHIP SET COMMUNICATION SIGNALS

This includes the control and status reporting signal between the 900841 and the companion chip, 900842, in Freescale's power management solution.

Table 16. Freescale Chipset Communication Signals Pin Functionality

As explained in [General Description,](#page-26-0) Freescale's power management solution consists of two chips. The 900842 supplies the 3.3 V rail (V33).

The 900841 interfaces with the 900842 using the signals outlined above for control and status reporting functions.

The Platform controller hub has full control over the V33 chip, by setting the desired voltage regulator control setting in the 900841 register space. The 900841 in turn uses the V33EN pin to enable or disable the V33 chip. This transaction is seamless to the Platform controller hub.

If the 900841 is going through a forced shutdown event, like THERMTRIPB assertion, it can also use the V33EN pin to turn off the V33 rail. In turn, the V33 rail communicates back to the 900841 its output voltage status, through the V33STTS pin, so the 900841 has full visibility on the health of the 3.3 V rail and can report back to the Platform controller hub through the VRFAULT Interrupt if V33 has shutdown, due to a local problem, such as over-temperature.

V33 also sends its output current information to the 900841 for sampling by the ADC through the V33ISNS pin.

SPECIAL REGISTERS

Vendor ID and Version ID

The Vendor ID and other version details can be read via the Identification bits. These are hard-wired on the chip.

Table 17. Vendor ID Registers Structure and Bits Description

Embedded Memory

There are 24 register banks of general purpose embedded memory, accessible by the processor to store critical data during power down. The data written to these registers is maintained by the coin cell when the main battery is deeply discharged or removed, and is part of the RTC block. The content of the embedded memory is reset by RTCPORB. The banks can be used for any system need, for bit retention with coin cell backup.

X is from 1 to 8 in [Table 18](#page-51-0).

Table 18. General Purpose Memory MEMx Register Structure and Bits Description

The rest of the 24 registers reside in the Freescale dedicated register space.

X is from 1 to 16 in the following table

Table 19. General Purpose Memory FSLMEMx Register Structure and Bits Description

Output Driver Control

Select output pins output drive capability can be programmed for 4 different settings as shows in the following tables. All of the following outputs follow the settings as shown.

Table 20. Output Driver Control Selection

Table 21. Output Driver Register Structure and Bit Description

PLL Control

The following register controls the PLL and the different divider values for different output frequencies.

Table 22. PLL Control Register Structure and Bit Description

TEST MODES

Test Mode Configuration

During evaluation and testing, the IC can be configured for normal operation or test mode via the ICTEST pin and other register configurations. Details of Test mode programmability are not documented herein, but should be referenced from other Design for Test documentation.

Test modes are for Freescale use only, and must not be accessed in applications. In test modes, signals are multiplexed on existing functional pins. The ICTEST pin must therefore be tied to ground (for normal operation) at the board level, in product applications

Test mode also disables the thermal protection for high temperature op life testing. A proprietary protocol is included for scan chain test configurations, which reuses the SPI pins.

In-package Trimming

During IC final test, several parameters are trimmed in the package, such as the main bandgap, and other precision analog functions. Trim registers are for Freescale use only and must not be accessed in product applications. Fuse programming circuitry will be blocked during normal and test mode operation.

CLOCK GENERATION AND REAL TIME CLOCK (RTC)

CLOCK GENERATION

A system clock is generated for internal digital circuitry, as well as for external applications utilizing the clock output pins. A crystal oscillator is used for the 32.768 kHz time base and generation of related derivative clocks. If the crystal oscillator is not running (for example, if the crystal is not present), an internal 32 kHz oscillator will be used instead.

In addition, another crystal oscillator is used to generate a 26 MHz clock for Audio usage. This clock is also routed to the companion chip, 900842, through the CLK26M pin.

Clocking Scheme

The internal 32 kHz oscillator is an integrated backup for the crystal oscillator and provides a 32.768 kHz nominal frequency at 50% accuracy, if running. The internal oscillator only runs if a valid supply is available at the charger input, battery, or coin cell, and would not be used as long as the crystal oscillator is active. The crystal oscillator continues running, supplied from one of the sources as described previously, until all power is depleted or removed. All control functions will run off the crystal derived frequency, occasionally referred to as the "32 kHz".

At system startup, the 32 kHz clock is driven to the CLK32K output pin, which is SPIVCC referenced. CLK32K is provided as a peripheral clock reference. The driver is enabled by the startup sequencer. Additionally, a SPI bit

M32KCLK bit is provided for direct SPI control. The M32KCLK bit defaults to 0 to enable the driver and resets on the RTCPORB to ensure the buffer is activated at the first power up and configured as desired, for subsequent power ups.

The drive strength of the output drivers is programmable with CLK32KDRV[1:0] (master control bits that affect the drive strength of CLK32K), see FSLOUTDRVCNTL2 Register in [Table 21.](#page-51-1)

If a switchover occurs between the two clock sources (such as when the crystal oscillator is starting up), it will occur during the active low phase of both clocks, to avoid clocking glitches. A status bit, OSCSTP, is available to indicate to the processor which clock is currently selected: OSCSTP=1 when the internal RC is used, and OSCSTP=0 if the XTAL source is used.

The 26 MHz XTAL is necessary to provide a low jitter clock operation for the Audio block of 900841. The 26 MHz signal is needed internally for Audio operation, but is also provided to the companion chip, 900842, via the CLK26M output pin when the V33 voltage rail is enabled..

The drive strength of the output drivers is programmable with CLK26MDRV[1:0] (master control bits that affect the drive strength of CLK26M), see the FSLOUTDRVCNTL2 Register in [Table 21.](#page-51-1)

Oscillator Specifications

The 32 kHz crystal oscillator has been optimized for use in conjunction with the Abracon[™] ABS07-32.768KHZ-T or equivalent, and is capable of handling its parametric variations.

The 26 MHz is targeting for use in conjunction with the NDK™ NX2016AB-26MHZ SB1 or equivalent, and is capable of handling its parametric variations.

The electrical characteristics of the 32 kHz and 26 MHz Crystal oscillators are given in the Oscillator section on [Table 3](#page-3-0) and [Table 4,](#page-21-0) taking into account the crystal characteristics noted previously. The oscillator accuracy depends largely on the temperature characteristics of the used crystal. Application circuits can be optimized for required accuracy by adapting the external crystal oscillator network (via component accuracy and/or tuning). Additionally, a clock calibration system is provided to adjust the 32.768 cycle counter that generates the 1.0 Hz timer and RTC registers; see [Real Time Clock \(RTC\)](#page-53-0) for more detail.

REAL TIME CLOCK (RTC)

The RTC block provides a real-time clock with time-of-day, year, month, and date, as well as daily alarm capabilities. The real-time clock will use the 32.768 kHz oscillator as its input clock. The real-time clock will be powered by the coin cell backup battery as a last resort, if no other power source is available (Battery or USB/Wall plug). The register set is compatible with the Motorola™ MC146818 RTC device.

Overview

The RTC module uses a 15-bit counter to generate a 1.0 Hz clock for timekeeping. The seven time and calendar registers keep track of seconds, minutes, hours, day-ofweek, day-of-month, month, and year. The three seconds, minutes, and hours alarm registers can be used to generate time-of-day alarm interrupts.

The RTC time, alarm, and calendar values can be represented in 8-bit binary or BCD format. The hours and hours alarm values can be represented in 24 hour or 12 hour format, with AM/PM in the 12 hour mode. RTC control register B allows for software configurable clock formatting and interrupt masking. Control registers A, C, and D, report software testable RTC status, including interrupt flags, update-in-progress, and valid-RAM-time.

The RTC resets when the RTCPORB signal is driven low. The clock and calendar registers will be initialized to 00:00:00, Sunday, January 1, 2000.

Features

The RTC module includes the following features:

- Counts seconds, minutes, and hours of the day
- Counts days of the week, date, month, and year
- Binary or BCD representation of time, calendar, and alarm
- 12 or 24 hour clock with AM and PM in 12 hour mode
- Automatic leap year compensation
- Automatic end of month recognition
- 15 bytes of clock, calendar, RTC control, and coin cell registers
- Two interrupts are separately software maskable and testable
- Time-of-day Alarm
- End-of-clock update cycle interrupt
- 15-bit counter to generate 1.0 Hz RTC clock
- Software testable Valid-ram-and-time status bit indicates data integrity

Modes of Operation

NORMAL MODE

In Normal mode, the RTC module updates time and calendar registers using the internal 1.0 Hz RTC clock. Once per second, the alarm registers are compared to the current time, and if enabled, an alarm interrupt will occur when the alarm time matches the current time. During normal operation, all 14 bytes of RTC and coin cell battery registers can be read through the SPI interface. Control register B may be updated to enable End-of-clock Update interrupts, alarm interrupts, or to put the RTC in Set mode.

The coin cell charger register is available for R/W in normal mode.

Coin Cell mode

When the application is powered down, the RTC will continue to keep track of time using power provided by the coin cell battery.

Since the system SPI will be powered down during this time, there is no read or write access to the RTC registers in Coin Cell mode.

Set mode

In Set mode, the clock and calendar updates are suspended, and the software may update the time, calendar, and alarm registers. The time and calendar formats must match the formats specified by the DM and 12/24 format bits in RTC register B. When the format bits are modified, all 14 time, calendar, and alarm registers must be updated in the specified format.

Scan/Test mode

Internal Test mode not available for the end application.

Setting the Time, Calendar, and Alarm

Before initializing the internal registers, the Set bit in Register B should be set to a "1" to prevent time/calendar updates from occurring. Select the data format by writing the appropriate values to the DM and 24/12 bits in Register B.

Next, the program should initialize all 10 time, calendar, and alarm locations in the format specified by Register B (binary or BCD, 12 or 24 hour). All 10 time, calendar, and

alarm bytes must use the same data mode, either binary or BCD. Both the alarm hours, and the hours bytes must use the same hours format, either 12 or 24.

The Set bit may now be cleared to allow updates. Once initialized, the real-time clock makes all updates in the selected data mode. The data mode (DM) cannot be changed without re-initializing the 10 data bytes.

The 24/12 bit in Register B establishes whether the hour locations represent 1-to-12 or 0-to-23. When the 12 hour format is selected the high order bit of the hour bytes represents PM when it is a "1". The 24/12 bit cannot be changed without re-initializing the hour and alarm-hour locations.

[Table 23](#page-54-1) shows the binary and BCD formats of the 10 time, calendar, and alarm locations.

Table 23. Time, Calendar, and Alarm Data Modes

Notes

20. Example: 11:58:21 Thursday 15 February 2008 (time is AM)

Reading the Time, Calendar, and Alarm

Under normal operation, the current time and date may be read by accessing the RTC registers through the system SPI. Since the alarm is only updated by a SPI write instruction, the three alarm registers may be read at any time and will always be defined.

 The 900841 SPI will run at a minimum of 12.5 MHz. Each individual SPI read transaction requires 25 cycles (less for burst-read). The RTC contains seven timekeeping registers to keep track of seconds, minutes, hours, day-of-week, day-ofmonth, month, and year. If the SPI is clocked at the slowest frequency, and the RTC is read using individual (not burst) SPI read commands, the following equation gives the maximum amount of time it takes the processor to read a complete date and time (assuming the reads are done sequentially, and uninterrupted): $(25 * 7) / (12.5 \text{ MHz}) = 14 \text{ }\mu\text{s}.$

This equation shows that a program which randomly accesses the time and date information will find the data in transition statistically 14 times per million attempts. If a clock update occurs during the time it takes to read all seven timekeeping registers, the values read may be inconsistent. In other words, if the program starts to read the seven date/time registers and an RTC update occurs, the data collected may be in transition. In this event, it is possible to read transition data in one of the registers, resulting in undefined output. It is more likely that the registers read after the update would be incremented (by one second), and the registers read before the update would not.

The time, calendar, and alarm bytes are always accessible by the processor program. Once per second the seven bytes are advanced by one second and checked for an alarm condition. If any of the seven bytes are read at this time, the data outputs should be considered undefined. Similarly, all seven bytes should be read between updates to get a consistent time and date. Reading some of the bytes before an update and some after, may result in an erroneous output. The [Update Cycle](#page-54-2) section explains how to accommodate the update cycle in the processor program.

Update Cycle

The RTC module executes an update cycle once per second, assuming one of the proper time bases is in place and

the SET bit in Register B is clear. The SET bit in the "1" state permits the program to initialize the time and calendar bytes by stopping an existing update and preventing a new one from occurring.

The primary function of the update cycle is to increment the Seconds byte, check for overflow, increment the Minutes byte when appropriate, and so forth, up through the month and year bytes. The update cycle also compares each alarm byte with the corresponding time byte and issues an alarm if a match is present in all three positions.

Two methods of avoiding undefined output during updates are usable by the program. In discussing the two methods, it is assumed that at random points, user programs are able to call a subroutine to obtain the time of day.

The first method uses the update-ended interrupt. If enabled, an interrupt occurs after every update cycle, which indicates that over 999 ms are available to read valid time and date information. Before leaving the interrupt service routine, the IRQF bit in Register C should be cleared.

The second method uses the update-in-progress bit (UIP) in Register A, to determine if the update cycle is in progress. The UIP bit will pulse once per second. Statistically, the UIP bit will indicate that time and date information is unavailable once every 3,640 attempts. After the UIP bit goes high, the update cycle begins 244.1 μs later. Therefore, if a low is read on the UIP bit, the user has at least 244.1 μs before the time/ calendar data will be changed. If a "1" is read in the UIP bit, the time/calendar data may not be valid. The user should avoid interrupt service routines which would cause the time needed to read valid time/calendar data to exceed 244.1 μs.

 The RTC uses seven synchronous counters to increment the time and calendar values. All seven timekeeping registers are clocked by the same internal 1.0 Hz clock, so updates occur simultaneously, even during rollover. After the counters are incremented, the current time is compared to the time-ofday alarm registers 30.5 μs later, and if they match, the AF bit in register C will be set.

The Update-cycle begins when the clock and calendar registers are incremented, and ends when the alarm comparison is complete. During this 30.5 μs update cycle, the time, calendar, and alarm bytes are fully accessible by the processor program. If the processor reads these locations during an update, the transitional output may be undefined. The update in progress (UIP) status bit is set 244.1 μs before this interval, and is cleared when the update cycle completes.

Interrupts

The RTC includes two separate, fully automatic sources of interrupts to the processor. The alarm interrupt may be programmed to occur at a rate of once per day. The updateended interrupt may be used to indicate to the program that an update cycle is completed.

The processor program selects which interrupts, if any, it wishes to receive. Two bits in Register B enable the two

interrupts. Writing a "1" to an interrupt-enable bit permits that interrupt to be initiated when the event occurs. A \degree 0" in the interrupt-enable bit, prohibits the IRQF bit from being asserted due to the interrupt cause.

If an interrupt flag is already set when the interrupt becomes enabled, the IRQF bit is immediately activated, though the interrupt initiating the event may have occurred much earlier. Thus, there are cases where the program should clear such earlier initiated interrupts before enabling new interrupts.

When an interrupt event occurs, a flag bit is set to a "1" in Register C. Each of the two interrupt sources have separate flag bits in Register C, which are set independent of the state of the corresponding enable bits in Register B. The flag bit may be used with or without enabling the corresponding enable bits.

In the software scanned case, the program does not enable the interrupt. The interrupt flag bit becomes a status bit, which the software interrogates when it wishes. When the software detects the flag is set, it is an indication to the software an interrupt event occurred since the bit was last read.

However, there is one precaution. The flag bits in Register C are cleared (record of the interrupt event is erased) when Register C is read. Double latching is included with Register C, so the bits which are set are stable throughout the read cycle. All bits which are high when read by the program are cleared, and new interrupts (on any bits) are held until after the read cycle. One or two flag bits may be found to be set when Register C is used. The program should inspect all utilized flag bits every time Register C is read to insure that no interrupts are lost.

The second flag bit usage method is with fully enabled interrupts. When an interrupt flag bit is set and the corresponding interrupt enable bit is also set, the IRQF bit is asserted high. IRQF is asserted as long as at least one of the two interrupt sources has its flag and enable bits both set.

The processor program can determine that the RTC initiated the interrupt by reading Register C. A 1 ["] in bit 7 (IRQF bit) indicates that one or more interrupts have been initiated by the part. The act of reading Register C clears all the then active flag bits, plus the IRQF bit. When the program finds IRQF set, it should look at each of the individual flag bits in the same byte which have the corresponding interrupt mask bits set and service each interrupt which is set. Again, more than one interrupt flag bit may be set.

ALARM INTERRUPT

The three alarm bytes may be used to generate a daily alarm interrupt. When the program inserts an alarm time in the appropriate hours, minutes, and seconds alarm locations, the alarm interrupt is initiated at the specified time each day, if the alarm enable bit is high.

Update-Ended Interrupt

If enabled, an interrupt occurs after every update cycle which indicates that there is over 999 ms available to read valid time and date information.

RTC Timer Calibration

By default, the calibration circuit is off and clock accuracy is limited to the performance of the 32.768 kHz crystal input. For clock accuracy beyond the limits of the crystal oscillator, a calibration circuit is included. The processor can use a highfrequency clock to sample the 32.768 kHz output to determine if it is fast or slow, and calculate an adjustment value. The adjustment algorithm has a resolution of ±477 nanoseconds-per-second average adjustment, which equates to a time accuracy of approximately 1.2 seconds per month.

Calibration can be turned on by setting the RTC ADJ bit of the ADJ register. A "0" in the ADJ bit turns calibration off. The Sign bit in the Trim register determines if periodic adjustments are made to speed up or slow down the clock.

When calibration is enabled, the Trim register is used to grow or shrink the average 1.0 Hz clock period. By default, one second is defined as 32,768 periods of the CLK32K input pin. Each period of the input clock is approximately 30.5 μs. By occasionally adding (or subtracting) one extra cycle per second, the average second can be adjusted. If SIGN is high (subtract one), occasional seconds will be trimmed to 32,767 cycles. If SIGN is low (add one), occasional seconds will be trimmed to 32,769 cycles.

The 6-bit TRIMVAL in the Trim register represents the number of seconds to adjust out of every 64 seconds, and can range from 0-63. For example, TRIMVAL = 0x08 then 8 seconds out of every 64 will be adjusted up or down, according to the SIGN bit.

CLOCK GENERATION AND REAL TIME CLOCK (RTC) REGISTERS AND BITS DESCRIPTION

Table 24. RTC Date/Time Configuration Register Structure and Bits Description

Table 24. RTC Date/Time Configuration Register Structure and Bits Description

Table 25. RTC Control Registers Structure and Bit Description

Table 25. RTC Control Registers Structure and Bit Description

POWER STATES AND CONTROL

Table 25. RTC Control Registers Structure and Bit Description

POWER STATES AND CONTROL

OVERVIEW

The following section discusses the different Power States of the 900841 PMIC, what causes the 900841 to be in each of them, and how the SCU is involved.

In Ultra-mobile platforms, the SCU is required to be alive as long as a valid battery or a valid charger input (a USB source or a wall plug) exists. If any of the previous two power sources are present, the 900841 powers up the SCU part of Platform controller hub, with a minimum set of power supplies, and the SCU takes over the system.

The previous paragraph simplifies the operation modes and power states of the 900841 solution, and essentially limits the power states to 3 different states, that is discussed at length later:

- 1. No Power: Depleted or no coin cell battery, main battery, and charger input
- 2. RTC State: 900841 has enough power to support the RTC operation and keep registers alive, but not to power the SCU
- 3. Active State: 900841 has enough power to supply the **SCU**

INTERNAL SUPPLIES POWER TREE

Before going into the Power State of 900841 solution as a system and how it interacts with Platform controller hub to support the needs of the platform, first examine how the 900841 powers itself up and its internal power tree.

[Figure 17](#page-59-0) is a block diagram of the 900841 internal power tree.

 Figure 17. 900841 Internal Power Tree Block Diagram

900841

It is important to note that the VPWR node is the main supply to the loads and the rest of the system (see Battery [Interface and Power Path Management](#page-121-0)). The availability of V_{PWR} determines what power state the 900841 IC is in. Availability of V_{PWR} is discussed later. The next subject is the effect of V_{PWR} voltage on how the 900841 is internally powered.

VPWR < VPWRUVF

If V_{PWR} is less than the under-voltage falling threshold of 2.65 V, then the system cannot power up, and the RTC circuitry and clock, and the keep alive registers, receive their supply from a node, called the Best of Supply node (V_{BOS}), see [Figure 17.](#page-59-0) These ensure that power to these critical circuits is maintained for maximum life.

 V_{BOS} represents the highest of the following voltages:

- 1. V_{PVINCHG} : This is the charger input voltage after the protection circuitry, reference [Battery Interface and](#page-121-0) [Power Path Management](#page-121-0) for more information
- 2. V_{BAT} : This is the main battery voltage

3. V_{CONCFII} : This is the coin cell battery voltage, backup battery

VPWR > VPWRUVR

If V_{PWR} is available and valid (V_{PWR} > 3.0 V), then the main internal supplies that provide power to the rest of the circuitry can power up:

- 1. V_{COREREF} : This is the main bandgap and reference voltage for all internal circuitries.
- 2. V_{CORE} : This is the supply for the 900841 analog circuitry.
- 3. V_{COREDIG}: This is the supply for the 900841 digital circuitry.

Notice that when V_{COREDIG} is > 1.2 V, a switch is closed, and the circuitry that was powered from V_{BOS} is now powered from V_{COREDIG}.

The following table summarizes the voltage references on the 900841.

POWER STATES

[Figure 18](#page-61-0) shows the flow of power, the different power states, and the conditions necessary to transition between the different states. This diagram serves as the basis for the description in the remainder of this section.

POWER STATES AND CONTROL

 Figure 18. 900841 Power States

No Power State

In this state, every source of power has been removed or is fully depleted:

- V_{RAWCHG} < $V_{\text{RAWCHGDET}}$: The charger input is not available or is below the detection threshold
- V_{BAT} < V_{BATOFF} : The main battery has been removed or has been isolated by its own protection circuitry to stop it from depleting even further
- \cdot V_{COIN} < V_{COINOFF}: The coin cell backup battery has been removed or has been isolated by the 900841 coin cell discharge prevention circuitry (see [Coin Cell Battery](#page-126-0) [Backup/Charger\)](#page-126-0)

The 900841 has lost any source of power to maintain the RTC and its keep alive registers, and all circuitry will power down and time of day cannot be kept.

RTC State

If one of the following two conditions is satisfied, then SC900841 goes from the No Power State to the RTC State:

- 1. V_{RAWCHG} > $V_{\text{RAWCHGDET}}$: A charger input is valid and has been detected.
- 2. $V_{BAT} > V_{BATCF}$: A main battery has been inserted with a valid voltage range.

If either of the previous two conditions occur, the $V_{\rm BOS}$ is available and will route the power to the V_{CORERTC} and the Keep Alive bandgap. As a result, the RTC is powered, Time of day is initialized to a factory set value, see [Real Time Clock](#page-53-0) [\(RTC\)](#page-53-0), and all keep alive registers are maintained.

During this mode the main battery is isolated and all other circuits are off. SCU cannot be powered up.

In order to route the power from the RAWCHG node to the PVINCHG node, which is one of the supplies to the Best of Supply circuitry, MOVPCHG and MREVPCHG have to turn on upon valid charger input voltage detection. See [Battery](#page-121-0) [Interface and Power Path Management](#page-121-0) for more information.

During this mode no turn on is accepted. The only blocks operational are:

- The charger interface (monitoring of the charger input voltage)
- \cdot RTC module
- Keep alive registers

No specific power control timer is running in this mode. All main and external supplies are off. The Platform controller hub will also be off by virtue of the loss of its supply source.

The 900841 stays in this state as long as the previous two conditions are satisfied, and V_{PWR} is below its rising threshold V_{PWRUVR}

Active State

In this state the 900841 internal circuits are fully powered, the Platform controller hub SCU and I/Os are powered, and SPI communication is available. All features of the 900841 are either operating or can be enabled, which is under the control of the Platform controller hub.

The key to entering the active state is a valid V_{PWR} voltage. The following examines how the 900841 ramps up V_{PWR} depending on the available power source:.

VPWR RAMP UP

One of the following two conditions causes a VPWR ramp up sequence:

- 1. V_{RAWCHG} > $V_{\text{RAWCHGDET}}$: A charger input is valid and has been detected. Note that this is the same condition for an RTC state. This means that if this condition occurs, the device goes through the RTC state, then directly into a VPWR ramp up sequence to try and get to the active state (see [Figure 18](#page-61-0) for more details).
- 2. V_{BAT} > V_{LOWBAT} : The main battery voltage is above the V_{LOWBAT} threshold of 3.2 V.

For number 1, the Buck Charger turns on and regulates V_{PWR} to a voltage that depends on the state of the battery:

- \cdot If V_{BAT} < V_{TRICKLE}, then V_{PWR} = 4.2 V
- \cdot If V_{BAT} > V_{TRICKLE}, then V_{PWR} = V_{BAT} + 0.3 V
- For number 2, the Buck charger stays off, and the MCHG and MCHGBYP FETs turn on to short the battery voltage with the V_{PWR} node. Note that number 2 implies that the charger input is not present or is not valid.

After V_{PWR} crosses the under-voltage rising detection threshold (V_{PWRUVR}) of 3.0 V, the internal supplies power on, the logic is reset, initial power sequence is performed, SPI communication is ready, and the Platform controller hub is interrupted. The system is now completely under SCU control. Now it is in the active state.

In the active state, the following types of operations are possible. Note that for simplicity, a valid charger input operation is called the USB Operation:

- 1. Battery Operation
- V_{BAT} > V_{LOWBAT} and V_{RAWCHG} < V_{RAWCHGDET}.
- \cdot V_{PWR} = V_{BAT}
- MCHG and MCHGBYP are ON, shorting the battery with the VPWR node
- MOVPCHG and MREVPCHG are OFF, isolating the charging input from the battery
- Charging is not possible
- OTG host mode operation is possible
- Note: If OTG host mode operation is enabled, the USBDET Interrupt flag is ignored.
- 2. USB Operation
- V_{RAWCHG} > $V_{\text{RAWCHGDET}}$ and V_{BAT} < V_{TRICKLE} .
- $V_{PWR} = 4.2 V$
- MCHG and MCHGBYP are OFF, isolating the battery
- MOVPCHG and MREVPCHG are ON
- Charging is possible
- OTG host mode operation is not possible
- 3. USB + Battery Operation
- V_{RAWCHG} > V_{RAWCHGDET} and V_{BAT} > V_{TRICKLE}.
- $V_{PWR} = V_{BAT} + 0.3 V$
- MCHG and MCHGBYP are OFF, isolating the battery

900841

• MOVPCHG and MREVPCHG are ON

- Charging is possible
- OTG host mode operation is not possible

During 2 and 3, if at any time V_{PWR} < V_{BAT} – 100 mV, MCHG and MCHGBYP turn on fully to support the system power requirements.

Reference **Figure 18** and Battery Interface and Power [Path Management.](#page-121-0)

[Table 27](#page-63-1) summarizes the power selection, V_{PWR} value, and the operation mode of the 900841, depending on the state of battery and charger input.

TURN ON EVENTS

If the 900841 is in the RTC State, full operation as outlined previously to reach to the active state, can be obtained via a turn on event. The turn on events are listed by the following. To indicate to the SC, which turn on event caused the system to power on, a corresponding interrupt status bit is set, allowing the system controller to retrieve when it is up.

- V_{RAWCHG} > V_{RAWCHGDET}: Valid Charger Input present. USBDET Interrupt bit is set
- $V_{BAT} > V_{LOWBAT}$: Valid Battery for system turn on present. The BATDET Interrupt bit is set

Reference [Interrupt Controller](#page-42-0) for more information on the various system interrupts.

These are the only 2 turn on events. Otherwise, the 900841 is in the RTC State or the No Power State.

Initial Power Up Sequence

The following diagram shows the initial power up sequence the 900841 performs when a turn on event is detected:

 Figure 19. 900841 Initial Power Up Sequence

- 1. A turn on event as outlined above is detected
- 2. V_{PWR} ramps up
- 3. The 900841 internal circuits are powered
- 4. The 900841 turns on a minimal set of voltage rails as outlined in [Figure 19](#page-64-0)
- 5. SPI communication is ready
- 6. PMICINT pin is asserted
- 7. The system controller reads the 900841 interrupt flag register (over SPI) to see why the 900841 interrupted the Platform controller hub.
- 8. SC decides whether to boot the rest of the system, or just run SC code to manage charger or other functions.
- 9. If SC decides to power up system, then CPU (central processing unit) drives VNN VID, VIDEN[1:0] = 10 to the 900841 and BSEL to the Platform controller hub.
- 10. The 900841 drives CPU selected voltage for VNN
- 11. There will be no explicit signaling from the 900841 that indicates that the VNN ramp has been complete.
- 12. VIDEN[1:0] is driven to 00 to avoid it switching from 10 to 01 directly.
- 13. NC drives the VCC boot VID on the VID pins. The VIDEN[1:0] = 1 enables, only after HPLL has locked.
- 14. X86 Instruction Executions starts.

Table 28. SC900841 Initial Power Up Timing

TURN OFF EVENTS

Once in the active state, the following causes the 900841 to power off the system, including the SCU. The 900841 internal circuitry and logic is still active:

• PWRBTN pressed for more than 5 seconds. See Power [Button Functionality \(PWRBTN\)](#page-65-0).

FUNCTIONAL DEVICE OPERATION *POWER STATES AND CONTROL*

- The 900841 junction temperature is above the thermal shutdown threshold. See [Thermal Management](#page-109-0) for more details.
- A THERMTRIPB assertion. See [THERMTRIPB Pin](#page-47-2) for more details.
- A BATOCP detection. See [BATOCP.](#page-109-1)

The following causes the 900841 to power the entire system, including its internal circuitry if $V_{PWR} < V_{PWRUVF}$ occurs.

Power Button Functionality (PWRBTN)

The Power button is pulled up internally through a 132 k resistor to the V_{COREDIG} output voltage node. See [Figure 20](#page-65-1) for more details. This guarantees the functionality of the button when either power source available.

 Figure 20. PWRBTN Circuit Diagram

[Figure 21](#page-65-2) describes the functionality of the PWRBTN:

DETECTION THRESHOLDS

[Table 29](#page-65-3) summarizes the various detection thresholds between the different states:

POWER SUPPLIES

POWER MAP

[Figure 22](#page-66-0) is a power map of Freescale's power management solution for Ultra-mobile platforms:

 Figure 22. SC900841 Power Map

DC/DC POWER SUPPLIES

Freescale's power management solution for the Ultramobile platform for MID includes 10 DC/DC switching regulators, nine are included in the 900841 PMIC, and one is implemented in the companion chip, 900842. Six out of the nine regulators are Buck converters, and the remaining three are Boost converters, and these can be set to work in the following operation modes:

Buck converters Operation Modes Selections (VCC, VNN, VDDQ, V21, V15, VYMX3G)

- OFF The regulator is switched off and the output voltage is discharged.
- PFM The regulator is switched on and set to PFM mode operation. In this mode, the regulator is always running in PFM mode. Useful at light loads for optimized efficiency.
- Automatic Pulse Skip The regulator is switched on and set to Automatic Pulse Skipping. In this mode, the regulator moves automatically between pulse skipping and full PWM mode depending on load conditions.
- PWM The regulator is switched on and set to PWM mode. In this mode, the regulator is always in full PWM mode operation regardless of load conditions.

• TEST/TRIM - This is not a functional mode, thus requiring certain steps to prevent unintentional activation of this mode. During this mode, the device performs measurements and trimming.

Boost Converters Operation Modes Selections (VYMXPA, VOTG, VBKLT)

- OFF The regulator is switched off
- ï ON
	- The regulator is switched on and the output is at the programmed level
	- Maximum load current allowed
- TEST/TRIM
	- This is not a functional mode, thus requiring certain steps to prevent unintentional activation of this mode
	- During this mode, the device performs measurements and trimming

DC-DC Power Supply Summary Table

[Table 30](#page-67-0) provides a summary of all DC/DC regulators on the 900841.

Table 30. SC900841 DC-DC power supplies.

Note that all of the DC/DC regulators specify an extended input voltage range beyond the 3.0 to 4.4 V applications range. Under this extended range, functionality is maintained, but parametric performance might be compromised.

VCC

This is a VID controlled single-phase 1.0 MHz 2-switch synchronous Buck PWM voltage mode control DC/DC regulator, designed to power high performance CPUs. VCC uses external MOSFETs, P-Ch high side and N-Ch low side.

VCC includes support for VID active voltage positioning requirements. A 7-bit DAC reads the VID input signals and sets the output voltage level. The output voltage has a range of 0.3 to 1.2 V. The programming step size is 12.5 mV. Values will be read in real time and will be stored in internal registers not accessible to the system host. Reference [VIDEN\[1:0\] & VID\[6:0\] Pins](#page-47-3) for more details.

The same VID input signals are shared between VCC and VNN, where a latch signal for each regulator decides which regulator takes control of the VID input signals.

The DAC value represents the output voltage value. The output voltage node is connected directly to the inverting input of the error amplifier that uses the DAC output as its reference, unity gain configuration. Using this configuration with internal compensation eliminates the need for the feedback and compensation network, which saves board space and cost. The DAC/output voltage slew rate is

internally set 25 mV/µs to minimize transient currents and audible noise.

The switcher can operate in different modes depending on the load conditions. These modes can be set through the SPI and include a PFM mode, an Automatic Pulse Skipping mode, and a PWM mode. The above selection is optimized to maximum battery life based on load conditions.

VCC will be discharged every time the regulator is shutting down.

The output current will be sensed using an intelligent implementation of the DCR sensing method using internal sensing circuitry, which eliminates the need for an external RC filter network in parallel with the output inductor and its winding resistance.

DCR sensing theory is that if the impedance of the two filters are matching by insuring that $R^*C = L/R_W$, then the voltage across the capacitor is equal to the value of the voltage across the winding resistance R_W , $V_{CAP} = I_{LOAD} * R_W$. Based on this, the voltage across the capacitor is measured, and with a known R_W value, the load current can be extracted. The measured current value will be digitized by the ADC and stored in a register for the processor to access. The method used on the 900841 measures the voltage across R_W in a similar fashion, while using internal sensing circuitry.

The sensed output current value will also be used for overcurrent protection. If an over-current condition is detected, the regulator will limit the current through cycle by cycle operation, and alert the system through the VCCFAULT signal, which will in turn assert the VRFAULT Interrupt signal.

 Figure 23. VCC Detailed Internal Block Diagram

Main Features

- Uses the V_{PWR} rail as its power supply
- It is used to provide power to the CPU Core.
- Single-Phase Solution with Integrated Drivers and external MOSFETs
- VID Controlled for dynamic voltage scaling requirements of high performance processors
- 1.0 MHz switching frequency
- High efficiency operating modes depending on load conditions
- Output can be discharged through the low side switch.

- Loss-Less Output Current Sensing with over-current protection
- Uses internal compensation
- Gate drive circuits are supplied directly from VPWR

Efficiency Curves

The efficiency curves in **Figure 24** are calculated under PWM mode, based on the recommended external component values and typical output voltage of 1.2 V. 3.0 V ≤ VPWR ≤ 4.4 V.

 Figure 24. VCC Efficiency Curve

VCC Status/Control Registers and Bits Description

Reference the register map for read/write conditions and default state for each of these registers.

VNN

This is a VID controlled single-phase 1.0 MHz 2-switch synchronous Buck PWM voltage mode control DC/DC regulator, designed to power high performance CPUs. VNN uses external MOSFETs, P-ch high side and N-ch low side.

VNN includes support for VID active voltage positioning requirements. A 7-bit DAC reads the VID input signals and sets the output voltage level. The output voltage has a range of 0.3 to 1.2 V. The programming step size is 12.5 mV. Values will be read in real time and will be stored in internal registers not accessible to the system host. Reference [VIDEN\[1:0\] & VID\[6:0\] Pins](#page-47-3).

The same VID input signals are shared between VNN and VNN, where a latch signal for each regulator decides which regulator takes control of the VID input signals.

The DAC value represents the output voltage value. The output voltage node is connected directly to the inverting input of the error amplifier that uses the DAC output as its reference, unity gain configuration. Using this configuration

with internal compensation eliminates the need for the feedback and compensation network, which saves board space and cost. The DAC/output voltage slew rate is internally set 25 mV/µs to minimize transient currents and audible noise.

The switcher can operate in different modes depending on the load conditions. These modes can be set through the SPI and include a PFM mode, an Automatic Pulse Skipping mode, and a PWM mode. The previous selection is optimized to maximum battery life based on load conditions.

VNN will be discharged every time the regulator is shutting down.

The output current is sense in the same way as it is done on VCC regulator. (See [VCC](#page-68-0))

The sensed output current value will also be used for overcurrent protection. If an over-current condition is detected, the regulator will limit the current through cycle by cycle operation and alert the system through the VNNFAULT signal, which will in turn assert the VRFAULT Interrupt signal.

 Figure 25. VNN Detailed Internal Block Diagram

Main Features

- Uses the V_{PWR} rail as its power supply
- It is used to provide power to the Graphics Core.
- Single-Phase Solution with Integrated Drivers and external MOSFETs
- VID Controlled for dynamic voltage scaling requirements of high performance processors
- 1.0 MHz switching frequency
- High efficiency operating modes depending on load conditions
- Output can be discharged through the low side switch.
- Loss-Less Output Current Sensing with over-current protection
- Uses internal compensation
- Gate drive circuits are supplied directly from VPWR

Efficiency Curves

The following efficiency curves are calculated under PWM mode based on the recommended external component values and typical output voltage of 1.2. 3.0 V \leq VPWR \leq 4.4 V.

 Figure 26. VNN Efficiency Curve

VNN Status/Control Registers and Bits Description

Reference the register map for read/write conditions and default state for each of these registers

VDDQ

This is a 4.0 MHz fully integrated 2-switch synchronous Buck PWM voltage-mode control DC/DC regulator.

The switcher can operate in different modes depending on the load conditions. These modes can be set through the SPI and include a PFM mode, an Automatic Pulse Skipping mode, and a PWM mode.

VDDQ will be discharged every time the regulator is shutting down.

The output current is measured internally, digitized by the ADC, and stored in a register for the processor to access. The peak current is sensed internally for over-current protection purposes. If an over-current condition is detected, the regulator will limit the current through a cycle by cycle operation and alert the system through the VDDQFAULT signal, which will in turn assert the VRFAULT Interrupt signal.

 Figure 27. VDDQ Detailed Internal Block Diagram

Main Features

- Uses the V_{PWR} rail as its power supply
- It is used as a pre-regulator to many LDO rails, for enhanced efficiency and reduced thermal dissipation. It also supplies power to rails in the CPU (central processing unit), Platform controller hub, and the platform
- Uses Integrated MOSFETs
- 4.0 MHz switching frequency
- High efficiency operating modes depending on load conditions
- Output can be discharged through the low side switch.
- Peak current sensing with over-current protection
- Uses internal compensation
- Gate drive circuits are supplied directly from VPWR

Efficiency Curves

The following efficiency curves are calculated under PWM mode, based on the recommended external component values and typical output voltage of 1.8 V. 3.0 V \leq VPWR \leq 4.4 V.

 Figure 28. VDDQ Efficiency Curves

VDDQ Status/Control Registers and Bits Description

Reference the register map for read/write conditions and default state for each of these registers.

Table 33. VDDQ Status and Control Register Structure and Bits Description

V21

This is a 4.0 MHz fully integrated 2-switch synchronous Buck PWM voltage-mode control DC/DC regulator.

The switcher can operate in different modes depending on the load conditions. These modes can be set through the SPI and include a PFM mode, an Automatic Pulse Skipping mode, and a PWM mode. The previous selection is optimized to maximum battery life based on load conditions.

V21 will be discharged every time the regulator is shutting down.

The output current is measured internally, digitized by the ADC, and stored in a register for the processor to access.

The peak current is sensed internally for over-current protection purposes. If an over-current condition is detected, the regulator will limit the current through cycle by cycle operation and alert the system through the V21FAULT signal, which will in turn assert the VRFAULT Interrupt signal.

 Figure 29. V21 Detailed Internal Block Diagram

Main Features

- Uses the V_{PWR} rail as its power supply
- \cdot It is used as a pre-regulator to many LDO rails, for enhanced efficiency and reduced thermal dissipation.
- Uses Integrated MOSFETs
- 4.0 MHz switching frequency
- High efficiency operating modes depending on load conditions
- Output can be discharged through the low side switch.
- Peak current sensing with over-current protection
- Uses internal compensation
- Gate drive circuits are supplied directly from VPWR

Efficiency Curves

The following efficiency curves are calculated under PWM mode, based on the recommended external component

values and typical output voltage of 2.1 V. 3.0 V \leq VPW \leq 4.4 V.

 Figure 30. V21 Efficiency Waveforms

V21 Status/Control Registers and Bits Description

Reference the register map for read/write conditions and default state for each of these registers.

V15

This is a 4.0 MHz fully integrated 2-switch synchronous Buck PWM voltage-mode control DC/DC regulator.

The switcher can operate in different modes depending on the load conditions. These modes can be set through the SPI and include a PFM mode, an Automatic Pulse Skipping mode, and a PWM mode. The above selection is optimized to maximum battery life based on load conditions.

V15 will be discharged every time the regulator is shutting down.

The output current is measured internally, digitized by the ADC, and stored in a register for the processor to access.

The peak current is sensed internally for over-current protection purposes. If an over-current condition is detected, the regulator will limit the current through cycle by cycle operation and alert the system through the V15FAULT signal, which will in turn assert the VRFAULT Interrupt signal.

Please note that when VYMXGPS is set at 1.3 V, V15 is automatically set at 1.6 V to maintain voltage headroom for the operation of 1.3 V VYMXGPS, reference [VYMXGPS](#page-95-0) for more details.

POWER SUPPLIES

 Figure 31. V15 Detailed Internal Block Diagram

Main Features

- \cdot Uses the V_{PWR} rail as its power supply
- It is used as a pre-regulator to many LDO rails, for enhanced efficiency and reduced thermal dissipation. It also supplies power to rails in the Platform controller hub
- Uses Integrated MOSFETs
- 4.0 MHz switching frequency
- High efficiency operating modes depending on load conditions
- Output can be discharged through the low side switch.
- Peak current sensing with over-current protection
- Uses internal compensation
- Gate drive circuits are supplied directly from VPWR

Efficiency Curves

The following efficiency curves are calculated under PWM mode, based on the recommended external component values and typical output voltage of 1.5 V. 3.0 V \leq VPWR \leq 4.4 V.

 Figure 32. V15 Efficiency Curves

V15 Status/Control Registers and Bits Description

Reference the register map for read/write conditions and default state for each of these registers.

Table 35. V15CNT Register Structure and Bits Description

Name	Bits	Description	
V15CNT (ADDR 0x39 - R/W - Default value: 0x07)			
CTLV15	2:0	V ₁₅ State Control	
		$x0$ = Reserved	$x4 = OFF$
		$x1$ = Reserved	$x5 = PFM$
		$x2$ = Reserved	$x6$ = Automatic Pulse Skipping
		$x3$ = Reserved	$x7 = PWM$
AOACCTLV15	5:3	V15 State Control during AOAC Exit (when EXITSTBY pin is asserted). These bits will be initialized by the system SPI controller after power up	
		$X0 = Do$ not copy	$x4 = OFF$
		$x1 = Do$ not copy	$x5 = PFM$
		$x2 = Do$ not copy	$x6$ = Automatic Pulse Skipping
		$x3 = Do$ not copy	$x7 = PWM$
SELV15	V15 Output Voltage Selection (FSL Usage Only) 7:6		
		$X0 = 1.5 V$	
		$x1 = 1.6 V$	
		$x2, x3$ = Reserved	

VYMX3G

This is a 4.0 MHz fully integrated 2-switch synchronous Buck PWM voltage-mode control DC/DC regulator.

The switcher can operate in different modes depending on the load conditions. These modes can be set through the SPI and include a PFM mode, an Automatic Pulse Skipping mode, and a PWM mode. The above selection is optimized to maximum battery life based on load conditions.

VYMX3G will be discharged every time the regulator is shutting down.

The output current is measured internally, digitized by the ADC, and stored in a register for the processor to access.

The peak current is sensed internally for over-current protection purposes. If an over-current condition is detected, the regulator will limit the current through cycle by cycle operation and alert the system through the VYMX3GFAULT signal, which will in turn assert the VRFAULT Interrupt signal.

This regulator is used as the advanced communications modules digital core supply and has to different output voltage settings depending on the application. For WiMAX applications the output voltage is set to 1.25 V. For 3G applications the output voltage can be varied between 0.6 to 1.375 V through the Mini-SPI interface. See [Advanced](#page-41-0) [COMMs Serial Interface](#page-41-0) for more details.

 Figure 33. VYMX3G Detailed Internal Block Diagram

Main Features

- Uses the V_{PWR} rail as its power supply
- Used as the advanced communications module digital core supply
- Uses Integrated MOSFETs
- 4.0 MHz switching frequency
- High efficiency operating modes depending on load conditions
- Output can be discharged through the low side switch
- Output current sensing with over-current protection
- Uses internal compensation
- Gate drive circuits are supplied directly from VPWR

Efficiency Curves

The following efficiency curves are calculated under PWM mode based on the recommended external component values and typical output voltage of 1.2 V. 3.0 V \leq VPWR \leq 4.4 V.

 Figure 34. VYMX3G Efficiency Curves

VYMX3G Status/Control Registers and Bits Description

Reference the register map for read/write conditions and default state for each of these registers.

Table 36. VYMX3G Control Register Structure and Bits Description

VYMXPA

This is a 2.0 MHz non-synchronous Boost PWM currentmode control DC/DC regulator with internal low side FET.

VYMXPA is designed to supply the Power Amplifier for the WiMAX module, it provides a fixed 4.2V output voltage, and capability to supply up to 700 mA of drive current. It can also be used to support many applications that need a 5.0 V supply voltage, as in motor drives and high current OTG Buses. If used as a 5.0 V supply then the current capability is limited to a 500 mA maximum.

Since the output of VYMXPA is close to the maximum battery voltage, at very high battery input voltage conditions, the output will track the battery voltage minus a diode forward voltage drop (output is directly connected to the input through the inductor and an external diode).

Due to the possible need to isolate the output of VYMXPA boost from the actual load, an external PMOS switch (M_{YMXPA}) will be used to switch in VYMXPA output to the load, as shown in **Figure 13.** M_{YMXPA} is always enabled and if it is not needed,

then do not populate the switch and ground the YMXPAGTIN and YMXPAGT pins.

When M_{YMXPA} is used, then users can either connect the feedback node after or before the switch. Accuracy is maintained where the feedback node is connected. The output capacitor C_{OYMXPA} can also connect to either node but is recommended to follow the feedback node connection.

VYMXPA can be discharged only if M_{YMXPA} is used and the feedback node is taken after the switch. The discharge FET is connected internally to the FBYMXPA pin. If M_{YMXPA} is not used, then the discharge FET should be disabled by setting the VYMXPADISDSCH bit, since VYMXPA cannot be discharged due to the lack of an isolation FET (the output is directly connected to the input through the inductor and an external diode).

Since VYMXPA is supplying the power amplifier of a WiMAX module, it can be presented with a high load transient current, so close attention to the VYMXPA transient response is in order here to account for these possible load changes.

VYMXPA includes under-voltage, over-voltage, overcurrent, and short-circuit protection.

 Figure 35. VYMXPA Detailed Internal Block Diagram

Under-voltage Detection

VYMXPA features an output under-voltage detection comparator that serves as an output ready signal, along with the absence of faults. When VYMXPA is turned on, a VYMXPAFAULT is asserted, the under-voltage comparator is turned on, and V_{OYMXPA} starts ramping up. When V_{OYMXPA} (measured at FBYMXPA) reaches a steady state, VYMXPAFAULT is de-asserted to indicate the VYMXPA output readiness to start. During operation, if the output voltage is decreased below the under-voltage threshold, an undervoltage condition is detected, and VYMXPAFAULT is asserted.

If the output voltage rises above the under-voltage threshold plus hysteresis, the VYMXPAFAULT signal is cleared, assuming no other faults are occurring.

Over-current Protection

VYMXPA limits the peak inductor current by sensing the switch MOSFET current. The over-current threshold value is set higher than the worst peak inductor current value. If an over-current is detected, the switch MOSFET turns off, the VYMXPAFAULT flag is asserted, and the regulator goes into a cycle by cycle current limiting until the fault is serviced. If the

output current falls below the over-current threshold, normal operation is regained and the VYMXPAFAULT is cleared, assuming no other faults are occurring.

Short-circuit Protection

VYMXPA protects the internal MOSFET from excessive currents, in case of an output short, by detecting the voltage on the feedback pin FBYMXPA. If the FBYMXPA voltage falls below a set threshold, VYMXPA detects a short-circuit, turns off VYMXPA, turns off the isolation switch, and asserts the VYMXPAFAULT flag. There is no automatic restart after this event, and VYMXPA has to be re-enabled in order to clear the VYMXPAFAULT flag.

Short-circuit protection is disabled during soft start, to prevent false or premature detection of a short-circuit condition, as the block will be subjected to an inrush current possibly higher than the trip threshold. If a short were already present when starting up, soft start would end after about 4.0 ms, SC is detected, and the boost is disabled as described.

Over-voltage Protection

VYMXPA features an output over-voltage protection comparator that senses the output voltage through an internal resistor divider connected at FBYMXPA pin, compares it to an internal reference, and shuts down the regulator, in the case an excessive voltage occurs for any reason, and asserts the VYMXPAFAULT flag. The overvoltage threshold is fixed at a 5.77 V typical. There is no automatic restart after this event. VYMXPA has to be reenabled in order to clear the VYMXPAFAULT flag.

Main Features

- Supplies the power amplifier of a WiMAX module.
- Uses the V_{PWR} rail as its power supply
- Supports up to 700 mA (500 mA) of output current at 4.2 V (5.0 V) fixed output voltage
- 2.0 MHz switching frequency
- Uses internal compensation
- Soft Start feature to minimize inrush currents at power up
- Uses internal low side switch MOSFET
- Gate drive circuits are supplied directly from V_{PWR}
- Output over-voltage, under-voltage, over-current, and short-circuit protection
- External switch control for output isolation when needed

Efficiency Curves

The following efficiency curves are calculated based on the recommended external component values and typical output voltage. 3.0 V \leq VPWR \leq 4.4 V. Curves below do not take in account the switch drop across M_{YMXPA} .

 Figure 36. VYMXPA Efficiency Curves (V_{OYMXPA} = 4.2 V)

 Figure 37. VYMXPA Efficiency Curves (VOYMXPA = 5.0 V)

VYMXPA Status/Control Registers and Bits Description

Reference the register map for read/write conditions and default state for each of these registers.

VYMXPA Status/Control Registers and Bits Description (Freescale Defined)

Reference the register map for read/write conditions and default state for each of these registers

Table 38. FSLVYMXPACNTL Register Structure and Bits Description

VOTG

This is a 2.0 MHz non-synchronous Boost PWM currentmode control DC/DC regulator with internal low side FET. VOTG provides a fixed 5.0 V output voltage and capability to supply up to 350 mA of drive current. It can be used separately to support many applications that need a 5.0 V supply voltage, as in motor drives. The following are the typical loads for VOTG in SC900841 application

- Signaling/Status LED Drivers, See [Lighting System](#page-113-0).
- USB Bus (VBUS) while 900841 is operating in host mode as part of an UBS On-The-Go (OTG) System.

VOTG allows the 900841 the capability to support host mode in USB-OTG systems. It offers the capability of up to 100 mA to supply to the USB Bus (VBUS). Due to the need to isolate the USB Bus from the rest of the system when not in use, an external PMOS switch (M_{OTG}) will be used to switch in a VOTG output to VBUS, as shown in **Figure 16**.

 M_{OTG} enable is controlled through the CHRG and OTGB bits in the CHRGCNTL register. Reference [Active State](#page-62-0) for more details into when the OTG host mode is enabled and M_{OTG} is enabled. OTG host mode is only possible when under battery operation and no input power is connected. When OTG host mode is enabled, the USBDET interrupt flag is ignored.

If OTG support is not needed, this switch does not need to be populated, reducing the overall system cost, while the OTGGTIN and OTGGT pins are grounded

The rest of the VOTG load consists of a total of 6 LED drivers at 30 mA maximum each. These LED drivers may turn on one at a time, at different drive values, or they may all turn on together at the maximum driver value for each. Close attention to VOTG transient response is in order here, to account for these possible load changes.

If OTG host mode is not used, M_{OTG} can still be used as an isolation switch. When M_{OTG} is used, then users can either connect the feedback node after or before the switch. Accuracy is maintained where the feedback node is connected. The output capacitor C_{OOTG} can also connect to either node, but is recommended to follow the feedback node connection.

VOTG can be discharged only if M_{OTG} is used and the feedback node is taken after the switch. The discharge FET is connected internally to the FBOTG pin. If M_{OTG} is not used, then the discharge FET should be disabled by setting the VOTGDISDSCH bit, since VOTG cannot be discharged due to the lack of an isolation FET (the output is directly connected to the input through the inductor and an external diode).

VOTG includes under-voltage, over-voltage, over-current, and short-circuit protection.

 Figure 38. VOTG Detailed Internal Block Diagram (Using OTG Host Mode)

VOTG Operation

VOTG on/off control is based on a combination of signals, FSLVOTGCNTL2 bits [\(Table 40](#page-83-0)), and CHRG and OTGB bits in the CHRGCNTL register. [Table 39](#page-82-0) summarizes VOTG response to the signals.

The CHRG bit will direct if the OTG Host mode is allowed, and the OTGB bit will control if the OTG Boost voltage is fed to the connector. In other words, if CHRG=0, then the isolation FET is OFF, regardless of the status of OTGB and

CTLVOTG, and the boost is controlled directly via the CTLVOTG.

If CHRG=1, then the isolation FET is controlled via the OTGB signal. If OTGB=0, then the boost is on and the isolation FET is on. If OTGB=1, then the boost is controlled via CTLVOTG.

Remember that the VOTG can handle two different loads, before the switch (LEDs) and after the switch (OTG Host). This is why it is extremely important to separate the operation of the Boost output and the isolation FET. See [Table 39](#page-82-0) for a truth table of the discussion.

Table 39. VOTG On/Off Control

Under-voltage Detection

VOTG features an output under-voltage detection comparator that serves as an output ready signal along with the absence of faults. When VOTG is turned on, VOTGFAULT is asserted, the under-voltage comparator is turned on, and V_{OOTG} starts ramping up. When V_{OOTG} (measured at FBOTG) reaches a steady state, VOTGFAULT is de-asserted to indicate the VOTG output readiness to start. During operation, if the output voltage decreased below the under-voltage threshold, an under-voltage condition is detected and VOTGFAULT is asserted. If the output voltage rises above the under-voltage threshold plus hysteresis, the VOTGFAULT signal is cleared, assuming no other fault are occurring.

Over-current Protection

VOTG limits the peak inductor current by sensing the switch MOSFET current. The over-current threshold value is set higher than the worst peak inductor current value. If an over-current is detected, the switch MOSFET turns off, the VOTGFAULT flag is asserted, and the regulator goes into a cycle by cycle current limiting until the fault is serviced. If the output current falls below the over-current threshold, normal operation is regained and the VOTGFAULT is cleared, assuming no other faults are occurring.

automatic restart after this event, and VOTG has to be re- enabled in order to clear the VOTGFAULT flag.

Short-circuit Protection

VOTG protects the internal MOSFET from excessive currents, in case of an output short, by detecting the voltage on the FBOTG feedback pin. If the FBOTG voltage falls below a set threshold, VOTG detects a short-circuit, turns off VOTG, turns off the isolation switch, and asserts the VOTGFAULT flag. There is no automatic restart after this event, and VOTG has to be re-enabled in order to clear the VOTGFAULT flag.

Short-circuit protection is disabled during soft start to prevent false or premature detection of a short-circuit condition, as the block will be subjected to an inrush current, possibly higher than the trip threshold. If a short were already present when starting up, soft start would end after about 4.0 ms and then, SC is detected and the boost is disabled as described.

Over-voltage Protection

VOTG features an output over-voltage protection comparator that senses the output voltage through an internal resistor divider connected at the FBOTG pin. It compares it to an internal reference, shuts down the regulator, in the case that an excessive voltage occurs for any reason. It then asserts the VOTGFAULT flag. The overvoltage threshold is fixed at 5.77V, typical. There is no

.

FUNCTIONAL DEVICE OPERATION *POWER SUPPLIES*

Main Features

- ï Supplies signaling/status LEDs and USB OTG
- Uses the V_{PWR} rail as its power supply
• Supports up to 350 mA of output currer
- Supports up to 350 mA of output current at a 5.0 V fixed output voltage
- 2.0 MHz switching frequency
- Uses internal compensation
- Soft start feature to minimize inrush currents at power up
- Uses an internal low side switch MOSFET
- Gate drive circuits are supplied directly from V_{PWR}
• Output over-voltage, over-current, and short-circuit
- Output over-voltage, over-current, and short-circuit protection
- External switch control for output isolation when needed

Efficiency Curves

The following efficiency curves are calculated, based on the recommended external component values and typical output voltage. 3.0 V \leq VPWR \leq 4.4 V. The following curves do not take in account the switch drop across M_{OTG} .

 Figure 39. VOTG Efficiency Curves

VOTG Status/Control Registers and Bits Description

The following registers are defined by Freescale in order to provide extended functionality to the VOTG regulator.

Table 40. VOTG Status and Control Registers Structure and Bits Description

VBKLT

This is a 2.0 MHz non-synchronous Boost PWM current mode control DC/DC regulator with an internal low side FET.

VBKLT supplies two different loads (see [Lighting System\)](#page-113-0) as part of the 900841 LED support:

- 3 strings at up to 5 LEDs per string (3P5S) for LCD backlights. Each string is capable of up to 30 mA.
- 1 string of up to 5 LEDs (1P5S) capable of up to 30 mA for camera scene illumination support.

The Camera Scene Illumination string can be used to expand the backlight support to 4 strings of up to 5 LEDs each (4P5S).

The 900841 can also support an independent zone backlighting option, each supported by two strings. Both backlight displays are completely independent

VBKLT is dedicated to support the prior two loads and cannot be operated with any other load, i.e. VBKLT is

enabled only when one or both of the prior two loads is enabled.

It contains adaptive boost control when backlight LEDs are running, to minimize the voltage headroom across the backlight LED current sinks, which in turn reduces power dissipation and saves on overall efficiency. When only operating the camera scene illumination LEDs, the VBKLT output voltage is set to a fixed 22 V output. If the Camera scene string is selected as part of backlight operation, then it can also be selected as part of the adaptive boost control.

PWM signals for the backlight strings are staggered to reduce the amount of transient current on the output of VBKLT and inrush current from the battery.

VBKLT includes under-voltage detection, over-voltage protection, open LED protection, short-circuit and overcurrent protection

 Figure 40. VBKLT Detailed Internal Block Diagram

900841

Operation

VBKLT is not independent and cannot be operated with another load, however the backlight LEDs can be operated without VBKLT.

When supplying only the LCD backlight or both loads, VBKLT uses the lowest voltage of WLED1, WLED2, WLED3, or LEDSCN (if used for backlight support and/or S4ADAPT bit in register FSLVBKLTADAPT is set) as its reference voltage for output voltage regulation. This method assures the string with the highest drop (lowest voltage) has enough voltage headroom to operate, and the minimum output voltage (maximum forward voltage drop across LED strings + voltage headroom necessary to operate the current sinks) is set at the minimum value necessary to drive all LED strings, which reduces power dissipation. If the 4th string is used for camera scene illumination application, then it does not control the output voltage VBKLT.

When supplying only the camera scene illumination string, the output voltage of VBKLT is fixed to 22 V, and uses a fixed reference voltage.

By setting the TWOPTWO bit in the FSLVBKLTCNTL, the 900841 can support an independent zone backlighting option, where strings 1 and 2 support one display backlight, and strings 3 and 4 (Camera scene) support another display. Both string groups are completely independent in terms of frequency and duty cycle control. They are both still supplied from the VBKLT rail.

This reference voltage selection is controlled by the MLED1EN, MLED2EN, MLED3EN, MLED4EN, and SLEDEN bits as shown in [Table 41](#page-85-0).

Table 41. VBKLT Reference Selection

The LED current sinks, WLED1-3, can be used as PWM outputs by providing a pull-up to a supply, such as 3.3 V. These PWM outputs can be used to drive an "Integrated Display" with local power supply. In this case, and in the event camera scene illumination is not needed either, then VBKLT is not used and the current sinks are enabled by the PWMEN signal. This signal only enables the current sinks and not VBKLT

VBKLT cannot drive LED(s) with a total minimum forward voltage drop of less than the maximum battery voltage.

VBKLT cannot be discharged due to the lack of an isolation FET (the output is directly connected to the input through the inductor and the external diode). VBKLT however limits the LED leakage current in the off state through the internal current sinks.

VBKLT can support higher number of LEDs in series, with an applications work-around. Reference the Freescale's

Evaluation Board KITINTMIDPMMEVBE schematics or discuss with your Freescale representative for more details.

VBKLT Enable Control

[Table 42](#page-85-1) outlines different cases for VBKLT operation, depending on the display type used and the loads being supplied.

Note that the 4th string cannot be operated for backlighting unless the camera scene enable bit (SLEDEN) is asserted. Also, in order for the 4th string to have the ability to turn on VBKLT, SLEDEN has to be asserted.

In summary, in order for MLED4EN to have any effect, SLEDEN has to also be asserted. This holds true in all of the cases in [Table 42.](#page-85-1)

[Table 42](#page-85-1) outlines the relation between the different enable bits, the status of VBKLT, and the application mode supported. An "x" in the MLEDxEN column refers to strings 1, 2, and 3.

Table 42. Backlight and Camera Scene LED Enable Bits Control

Under-voltage Detection

VBKLT features an output under-voltage detection comparator that serves as an output ready signal along with the absence of faults. When VBKLT is turned on, VBKLTFAULT is asserted, the under-voltage comparator is turned on, and VOBKLT starts ramping up. When VBKLT reaches a steady state, VBKLTFAULT is de-asserted, to indicate the VBKLT output readiness to start PWMing the LED sinks.

If VBKLT is supplying the backlight LEDs, the undervoltage comparator is turned off, since the output voltage will not be regulated and is moving, depending on the LED current level and forward voltage drop. If VBKLT is only supplying the camera scene illumination, the under-voltage comparator can stay on, as it is set as a fixed output voltage of 22 V.

During operation if the output voltage decreased below the undervoltage threshold, an undervoltage condition is detected, VBKLTFAULT is asserted. If the output voltage rises above the under-voltage threshold plus hysteresis, then the VBKLTFAULT signal is cleared, assuming no other faults are occurring.

Over-voltage Protection

VBKLT features an output over-voltage protection comparator that senses the output voltage through an internal resistor divider connected at the FBBKLT pin. It compares the output voltage to an internal reference and shuts down the regulator, in the case an excessive voltage occurs, due to an open LED or other reason, and asserts the VBKLTFAULT flag. The over-voltage threshold is fixed at 24 V, typical. The output is re-enabled, the VBKLTFAULT is cleared (assuming no other faults are occurring), and normal operation is resumed when the voltage drops below the overvoltage threshold, minus hysteresis.

Any current sinks being supplied from VBKLT are also turned off.

The output voltage can also be clamped by connecting a Zener diode from the output to ground. The Zener breakdown must be at least 3.0 V higher than the output voltage setting.

Over-current Protection

VBKLT also limits the peak inductor current by sensing the switch MOSFET current. The over-current threshold value is set higher than the worst peak inductor current value. If an over-current is detected, the switch MOSFET turns off, the VBKLTFAULT flag is asserted, and the regulator goes into a cycle by cycle current limiting until the fault is serviced. If the output current falls below the over-current threshold, normal operation is regained, and the VBKLTFAULT is cleared (assuming no other faults are occurring).

Short-circuit Protection

VBKLT protects the internal MOSFET from excessive currents, in case of an output short, by detecting the voltage on the FBBKLT feedback pin. If the FBBKLT voltage falls below a set threshold, VBKLT detects a short-circuit, turns off VBKLT, and asserts the VBKLTFAULT flag. There is no automatic restart after this event, and VBKLT has to be reenabled in order to clear the VBKLTFAULT flag.

Short-circuit protection is disabled during soft-start to prevent false or premature detection of a short-circuit condition. The block will be subjected to an inrush current, possibly higher than the trip threshold. If a short were already present when starting up, the soft-start would end after about 4.0 ms. SC is detected, and the boost is disabled as described.

Open LED Protection

.

VBKLT monitors the LED status at the 3 main backlight channels. If an LED fails open, the voltage at the WLEDx pin for the effected string falls close to ground. When this event is detected, the affected string is taken out of the VBKLT control loop, and the output voltage (V_{BKLT}) is determined by the other two strings. Normal operation can be resumed while the affected string is disabled. If this open LED event caused the output voltage to rise, the output voltage will be clamped to 22 V.

Leakage Current Limiting

The LED leakage current is limited to 1.0 µA at room temperature when the current sinks are disabled.

Main Features

- Supplies the LCD backlight and camera scene illumination LEDs
- Drives up to 4 parallel strings of up to 5 LED(s) each at 30 mA maximum current
- Uses the V_{PWR} rail as its power supply
- 120 mA maximum continuous output current for full voltage capabilities.
- 2.0 MHz switching frequency
- Uses internal compensation
- Soft-start feature to minimize inrush currents at power up
- Uses an internal 26 V low side switch MOSFET
- Output under-voltage detection and output over-voltage, short-circuit, and over-current protection
- Open LED protection
- Minimum Leakage current in the off state

Efficiency Curves

The efficiency curves in **Figure 41** are calculated based on the recommended external component values and typical output voltage. $3.0 V \leq V$ PWR $\leq 4.4 V$

 Figure 41. VBKLT Efficiency Curves

VBKLT Status/Control Registers and Bits Description

LED Drivers registers will be detailed in [Lighting System.](#page-113-0) There are no dedicated registers for VBKLT.

LDO POWER SUPPLIES

Freescale's power management solution for the Ultramobile platform for MID includes 17 LDO regulators, all of which are housed in the 900841 PMIC.

LDO OPERATION MODES SELECTIONS

- OFF The regulator is switched off
- Active
	- The regulator is switched on and the output is at the programmed level
	- Maximum load current allowed
- Low Power
	- The regulator is switched on and the output is at the programmed level
	- load current is limited
- TEST/TRIM
- This is not a functional mode, thus requiring certain steps to prevent unintentional activation of this mode
- During this mode, the device performs measurements and trimming

All LDOS are able to work in a low power mode, in which the bias current is reduced. The output drive capability and performance are limited in this mode. This mode occurs automatically when the load current decreases below the low power mode limit, except on VBG and VMM, in which this mode can only be set through SPI programming. All other LDOS can set the low power mode through SPI programming.

Note: If low power mode is set through the SPI at a load current higher than the maximum allowed, the performance of the LDO is not guaranteed.

[Table 44](#page-88-0) is a summary of LDO characteristics

Table 44. SC900841 LDO Power Supplies Summary

Table 44. SC900841 LDO Power Supplies Summary

VBG

VBG is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VBG is actively discharged during shutdown.

VBG shares an input voltage pin (PVIN1P8) and a reference ground pin (GND1P8) with the VCCA regulator, yet each has independent control. PVIN1P8 is supplied from the VDDQ voltage.

Figure 42. VBG Detailed Internal Block Diagram

Main Features

- Uses VDDQ as the main power supply
- 2.0 mA maximum continuous output current
- Optimized for a 1.0 µF external filter capacitor with a maximum of 10 mΩ ESR
- Uses an internal pass FET

• The output for each LDO is monitored for over-current conditions and under-voltage events

VBG Status/Control Registers and Bits Description

Reference the register map for read/write conditions and default state for each of these registers.

Table 45. VBG Control Register Structure and Bits Description

VCCA

VCCA is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VCCA is actively discharged during shutdown.

VCCA shares an input voltage pin (PVIN1P8) and a reference ground pin (GND1P8) with VBG regulator, yet each has independent control. PVIN1P8 is supplied from the VDDQ voltage.

 Figure 43. VCCA Detailed Internal Block Diagram

Main Features

- Uses VDDQ as the main power supply
- 150 mA maximum continuous output current
- Optimized for a 2.2 µF external filter capacitor with a maximum of 10 mΩ ESR
- Uses an internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events

VCCA Status/Control Registers and Bits Description

POWER SUPPLIES

Table 46. VCCA Control Register Structure and Bits Description

VCC180

VCC180 is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VCC180 is actively discharged during shutdown.

VCC180 shares an input voltage pin (PVIN2P1) and a reference ground pin (GND2P1) with VPNL18 and VPMIC regulators, yet each has independent control. PVIN2P1 is supplied from the V21 voltage.

The output current for VCC180 is measured and reported through the ADC. Reference [ADC Subsystem](#page-155-0) for more information.

Figure 44. VCC180 Detailed Internal Block Diagram

Main Features

- Uses V21 as the main power supply
- 390mA maximum continuous output current
- Optimized for a 2.2µF external filter capacitor with a maximum of 10mΩ ESR
- Uses an internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events

VCC180 Status/Control Registers and Bits Description

Table 47. VCC180CNT Register Structure and Bits Description

VPNL18

VPNL18 is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VPNL18 is actively discharged during shutdown.

VPNL18 shares an input voltage pin (PVIN2P1) and a reference ground pin (GND2P1) with VCC180 and VPMIC regulators, yet each has independent control. PVIN2P1 is supplied from the V21 voltage.

Figure 45. VPNL18 Detailed Internal Block Diagram

Main Features

- Uses V21 as the main power supply
- 225 mA maximum continuous output current
- Optimized for a 2.2 µF external filter capacitor with a maximum of 10 mΩ ESR
- Uses an internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events

VPNL18 Status/Control Registers and Bits Description

Table 48. VPNL18 Control Register Structure and Bits Description

VPMIC

VPMIC is a low drop-out (LDO) fully integrated regulator with a P-CH pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VPMIC is actively discharged during shutdown.

VPMIC shares an input voltage pin (PVIN2P1) and a reference ground pin (GND2P1) with VCC180 and VPNL18 regulators, yet each has independent control. PVIN2P1 is supplied from the V21 voltage.

 Figure 46. VPMIC Detailed Internal Block Diagram

Main Features

- Uses V21 as the main power supply
- 100 mA maximum continuous output current
- Optimized for a 2.2 µF external filter capacitor with a maximum of 10 mΩ ESR

- Uses an internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events

VPMIC Status/Control Registers and Bits Description

VYMXYFI18

VYMXYFI18 is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VYMXYFI18 is actively discharged during shutdown.

VYMXYFI18 supplies a 1.8 V output voltage to the communications modules in the system for WiMAX and WiFiBT applications

VYMXYFI18 can be supplied by either the V21 output voltage (V21) or directly from the VPWR node. Using V21 as the input voltage supply offers enhanced thermal performance and higher efficiency. Using the VPWR node can offer enhanced performance against noise coupling from an output of a DC/DC regulator. Users are encouraged to take the resulting thermal dissipation in account when supplying VYMXYFI18 directly from VPWR. For more information about package thermal capabilities, reference [Thermal Management](#page-109-0).

Figure 47. VYMXYFI18 Detailed Internal Block Diagram

Main Features

• Uses V21 or VPWR as the main power supply

• Optimized for a 2.2 µF external filter capacitor with a

• 200 mA maximum continuous output current

maximum of 10 mΩ ESR

- Uses an internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events

VYMXYFI18 Status/Control Registers and Bits Description

Table 50. VYMXYFI18 Register Structure and Bits Description

VYMXYFI

VYMXYFI is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VYMXYFI is actively discharged during shutdown.

VYMXYFI supplies two different voltages, depending on the communications module used, 1.2 V for WiFiBT applications, and 2.5 V for WiMAX applications.

If set at 1.2 V, VYMXYFI is supplied by the V15 DC/DC regulator. When set at 2.5 V, VYMXYFI can be supplied by either the V33 DC/DC output voltage (V33), or directly from the VPWR node. Using V33 as the input voltage supply offers enhanced thermal performance and higher efficiency. Using the VPWR node can offer enhanced performance against noise coupling from an output of a DC/DC regulator. Users are encouraged to take the resulting thermal dissipation in account when supplying VYMXYFI directly from VPWR. For more information about package thermal capabilities, reference [Thermal Management.](#page-109-0)

 Figure 48. VYMXYFI Detailed Internal Block Diagram

Main Features

- Uses V15, V33, or VPWR as the main power supply
- 60 mA maximum continuous output current for the 1.2 V setting
- 150 mA maximum continuous output current for the 2.5 V setting
- Optimized for a 2.2 µF external filter capacitor with a maximum of 10 mΩ ESR
- Uses an internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events
- The Status and Control registers of VYMXFYI will be discussed along with status/control registers for the VYMXGPS LDO in the following section [VYMXGPS](#page-95-0)

VYMXGPS

VYMXGPS is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VYMXGPS is actively discharged during shutdown.

VYMXGPS supplies two different voltages, depending on the communications module used, 1.8 V for GPS applications, and 1.3 V for WiMAX applications.

If set at 1.8 V, VYMXGPS can be supplied by either V21 DC/DC output voltage (V21), or directly from the VPWR node. When set at 1.3 V, VYMXGPS is supplied from the V15 DC/DC output voltage (V15). Using V21 as the input voltage supply offers enhanced thermal performance and higher efficiency. Using the VPWR node can offer enhanced performance against noise coupling from an output of a DC/ DC regulator. Users are encouraged to take the resulting thermal dissipation in account when supplying VYMXGPS directly from VPWR. For more information about package thermal capabilities, reference [Thermal Management.](#page-109-0)

Note that when VYMXGPS is set at 1.3 V, V15 is automatically set at 1.6 V, to maintain voltage headroom for the operation of 1.3V VYMXGPS. Reference [V15](#page-74-0) for more details.

 Figure 49. VYMXGPS Detailed Internal Block Diagram

Main Features

- Uses V15, V21, or VPWR as the main power supply
- 170 mA maximum continuous output current for the 1.8 V setting
- 350 mA maximum continuous output current for the 1.3 V setting
- Optimized for a 2.2 µF external filter capacitor with a maximum of 10 mΩ ESR
- Uses an internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events

VYMXYFI/VYMXGPS Status/Control Registers and Bits Description

In order to minimize conductive loses in the Advance communication voltage rails, the Freescale Chipset uses the VYMXYFI and VYMXGP rails to supply VWDYMXA and VGYMXIO on the Ultra-mobile platform. [Figure 50](#page-96-0) shows the voltage mapping for these signals.

 Figure 50. Freescale vs. Customer LDO Mapping for Communication Modules

When the software programs a certain voltage rail, Freescale will turn on that voltage rail using the right LDO, see [Table 51](#page-96-1).

Table 51. VYMXYFI and VYMXGPS Control Register Structure and Bits Description

Table 51. VYMXYFI and VYMXGPS Control Register Structure and Bits Description

Freescale's control of these 4 application voltage rails depend on the SEL bits setting of VGYMXIO and VDWYMXA:

- When SELVGYMXIO is set to 1.8 V:
	- The VGYMXIO register is now controlling VYMXGPS.
	- VYMXGPS is set at 1.8 V
- When SELVGYMXIO is set to 2.5 V:
	- The VGYMXIO register is now controlling VYMXYFI.
	- VYMXYFI is set at 2.5 V
- When SELVDWYMXA is set to 1.2 V:
	- The VDWYMXA register is now controlling VYMXYFI.
	- VYMXYFI is set at 1.2 V
- When SELVDWYMXA is set to 1.3 V:
	- The VDWYMXA register is now controlling VYMXGPS.
	- VYMXGPS is set at 1.3 V

It is the responsibility of the user (firmware) to guarantee that no conflict will occur. For example, it is not permissible to set VGYMXIO for a 1.8 V output, and also to set VDWYMXA for a 1.3 V output.

VCCPAOAC

VCCPAOAC is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VCCPAOAC is actively discharged during shutdown.

VCCPAOAC shares an input voltage pin (PVIN1P5) and a reference ground pin (GND1P5) with VCCPDDR, VAON, VMM, and the VCCP regulator. Each has independent control. PVIN1P5 is supplied from the V15 voltage.

Figure 51. VCCPAOAC Detailed Internal Block Diagram

Main Features

- Uses V15 as the main power supply.
- 155 mA maximum continuous output current
- Optimized for a 2.2 µF external filter capacitor with a maximum of 10 mΩ ESR
- Uses an internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events

VCCPAOAC Status/Control Registers and Bits Description

Table 52. VCCPAOACCNT Register Structure and Bits Description

VCCPDDR

VCCPDDR is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VCCPDDR is actively discharged during shutdown.

VCCPDDR shares an input voltage pin (PVIN1P5) and a reference ground pin (GND1P5) with the VCCPAOAC, VAON, VMM, and VCCP regulators, yet each has independent control. PVIN1P5 is supplied from the V15 voltage.

Figure 52. VCCPDDR Detailed Internal Block Diagram

Main Features

- Uses V15 as the main power supply
- 60 mA maximum continuous output current
- Optimized for a 1.0 μ F external filter capacitor with a maximum of 10 mΩ ESR
- Uses an internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events

VCCPDDR Status/Control Registers and Bits Description

POWER SUPPLIES

Table 53. VCCPDDR Control Register Structure and Bits Description

VAON

VAON is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VAON is actively discharged during shutdown.

VAON shares an input voltage pin (PVIN1P5) and a reference ground pin (GND1P5) with the VCCPAOAC, VCCPDDR, VMM, and VCCP regulators, yet each has independent control. PVIN1P5 is supplied from the V15 voltage.

Figure 53. VAON Detailed Internal Block Diagram

Main Features

- Uses V15 as the main power supply
- 250 mA maximum continuous output current
- Optimized for a 2.2 μ F external filter capacitor with a maximum of 10 mΩ ESR
- Uses an internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events

VAON Status/Control Registers and Bits Description

VMM

VMM is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VMM will be actively discharged during shutdown.

VMM shares an input voltage pin (PVIN1P5) and a reference ground pin (GND1P5) with the VCCPAOAC, VCCPDDR, VAON, and VCCP regulators, yet each has independent control. PVIN1P5 is supplied from V15 voltage.

Figure 54. VMM Detailed Internal Block Diagram

Main Features

- Uses V15 as the main power supply
- 5.0 mA maximum continuous output current
- Optimized for a 1.0 µF external filter capacitor with a maximum of 10 mΩ ESR
- Uses an internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events

VMM Status/Control Registers and Bits Description

Table 55. VMM control Register Structure and Bits Description

VCCP

VCCP is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VCCP is actively discharged during shutdown.

VCCP shares an input voltage pin (PVIN1P5) and a reference ground pin (GND1P5) with the VCCPAOAC, VCCPDDR, VAON, and VMM regulators, yet each has independent control. PVIN1P5 is supplied from V15 voltage.

Figure 55. VCCP Detailed Internal Block Diagram

Main Features

- Uses V15 as the main power supply
- 445 mA maximum continuous output current
- Optimized for a 2.2 µF external filter capacitor with a maximum of 10 mΩ ESR
- Uses an internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events

VCCP Status/Control Registers and Bits Description

Table 56. VCCP Control Register Structure and Bits Description

VIMG25

VIMG25 is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VIMG25 is actively discharged during shutdown.

VIMG25 shares an input voltage pin (PVINIMG) and a reference ground pin (GNDIMG) with the VIMG28 regulator, yet each has independent control. Both can be supplied by either the V33 output voltage (V33) or directly from the VPWR node, depending on the output voltage selection of LDO VIMG28.

Figure 56. VIMG25 Detailed Internal Block Diagram

Main Features

- Uses V33 or VPWR as the main power supply
- 80 mA maximum continuous output current
- Optimized for a 2.2 µF external filter capacitor with a maximum of 10 mΩ ESR

Table 57. VIMG25 Register Structure and Bits Description

• The output for each LDO is monitored for over-current conditions and under-voltage events

VIMG25 Status/Control Registers and Bits Description

VIMG28

VIMG28 is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VIMG28 is actively discharged during shutdown.

VIMG28 shares an input voltage pin (PVINIMG) and a reference ground pin (GNDIMG) with the VIMG25 regulator, yet each has independent control. Both can be supplied by either the V33 output voltage or directly from the V_{PWR} node, depending on its output voltage selections. It is recommended to supply VIMG28 from V33 at all times, regardless of the VIMG28 output voltage setting. This LDO is optimized to work with 300 mV headroom, which leaves enough margin between the input and the highest output of this LDO. If it is desired to supply these LDO directly from VPWR, two notes are worth mentioning:

- Users are encouraged to take the resulting thermal dissipation into account when supplying VIMG28 (and VIMG25) directly from VPWR. For more information about package thermal capabilities, reference [Thermal](#page-109-0) [Management](#page-109-0).
- At high VIMG28 output voltage selections, the output will start tracking the battery voltage when V_{BAT} decreases below V_{OMG28} + 300 mV.

Figure 57. VIMG28 Detailed Internal Block Diagram

Main Features

- Uses V33 or VPWR as the main power supply
- 225 mA maximum continuous output current
- Optimized for a 2.2 µF external filter capacitor with a maximum of 10 mΩ ESR
- Uses internal pass FET
- The output for each LDO is monitored for over-current conditions and under-voltage events

VIMG28 Status/Control Registers and Bits Description

VVIB

VVIB is a low drop-out (LDO) fully integrated regulator with a P-CH Pass FET. It is high performance, low noise, and high PSRR, with a low quiescent current and fast transient response. VVIB is actively discharged during shutdown.

It is used to drive the vibrator motor for alert functions, and it takes its input voltage directly from the VPWR node.

 Figure 58. VVIB Detailed Internal Block Diagram

Main Features

- Uses VPWR as the main power supply
- 200 mA maximum continuous output current
- Optimized for a 2.2 µF external filter capacitor with a maximum of 10 mΩ ESR

• The output is monitored for over-current conditions and under-voltage events

VVIB Status/Control Registers and Bits Description

900841

VSDIO

VSDIO is a combo low drop-out (LDO) and power switch. It uses an external P-CH pass FET in Switch mode, and internal pass FET on LDO mode.

VSDIO serves as an LDO when its output voltage is set to 1.8 V, and as a switch when its output voltage is set to 3.3 V. It takes its input voltage directly from the V33 output voltage node (V33).

VSDIO supplies the SDIO card module. The card is initially powered up to 3.3 V. If the card is detected to be a low voltage card, then the rail will be shutdown, configured as 1.8 V, and then turned on.

VSDIO will be actively discharged during shutdown.

 Figure 59. VSDIO Detailed Internal Block Diagram

MAIN FEATURES

- Uses V33 as the main power supply
- 215 mA maximum continuous output current
- Optimized for a 2.2 µF external filter capacitor with a maximum of 10 mΩ ESR
- Uses an internal pass FET on LDO mode, and external pass FET on Switch mode.
- The output is monitored for under-voltage and overcurrent conditions in LDO mode.

VSDIO Status/Control Registers and Bits Description

Table 60. VSDIO Control Register Structure and Bits Description

POWER SWITCHES

Freescale's power management solution for the Ultramobile platform for MID includes 3 dedicated power

Table 61. SC900841 Power Switches summary

switches, all of which are housed in the 900841 PMIC. [Table 61](#page-106-0) lists all Power switches and its power characteristics.

All of the switches in **Table 61** use an internal switch and are supplied from the V33 output voltage node.

Power Switches Status/Control Registers and Bits Description

Table 62. Power Switches Control Registers Structure and Bits Description

STAND ALONE VOLTAGE SUPPLIES.

V33

This is a 1.625 MHz fully integrated 4-switch synchronous Buck-boost PWM voltage mode control DC/DC regulator.

This rail is implemented through an external standalone chip. See [General Description](#page-26-0).

A separate specification is provided for this rail in the 900842 datasheet.

Reference [Freescale Chip set Communication Signals](#page-50-1) for more details about how the 900841 communicates to this standalone chip for complete system operation.

Main Features

- Uses the V_{PWR} rail as its power supply
- It is used as a pre-regulator to many LDO and Switch rails for enhanced efficiency and reduced thermal dissipation. It also supplies power to rails in Platform controller hub and the platform
- Uses Integrated MOSFETs
- 1.625 MHz switching frequency
- Output can be discharged
- Output Current Sensing with over-current protection
- Uses internal compensation
- Gate drive circuits are supplied directly from VPWR

V33 Status/Control Registers and Bits Description

Table 63. V33 Control Register Structure and Bits Description

POWER SUPPLY REGISTER MASK

Mask writes to the power supply registers, in order to avoid the need for the system controller to do read-modify-write cycles. The mask register is shown in **Table 64**.

Table 64. Mask Register

[Figure 60](#page-108-0) shows an example of the operation of the PWRMASK register.

 Figure 60. PWRMASK Register Implementation Example

POWER SUPPLY PROGRAMMABLE RAMP RATE

Turn on time of all buck regulators can be programmed through the SPI, reference [Table 65](#page-108-1)

900841

POWER SUPPLIES

POWER SUPPLIES FAULT MANAGEMENT

The following section discusses faults related to, or caused by power supplies (directly or indirectly) operating outside their specified boundaries.

Reference [Interrupt Controller](#page-42-0) for more information on the various interrupt signals, and the interrupt mechanism used to communicate to the system controller.

THERMAL MANAGEMENT

The thermal protection is based on a circuit with a voltage output that is proportional to the absolute temperature. This voltage can be read out via the ADC for precise temperature readouts. See [ADC Subsystem](#page-155-0).

This voltage is monitored by an integrated comparator. Interrupt THRM will be generated, if not masked, when crossing the thermal warning threshold TWARN, and sets the VRFAULT 1st level interrupt that causes the PMICINT pin to assert, notifying the system controller of a system event.

In addition to the previous, the 900841 includes integrated thermal protection that shuts down and powers off the system, in cases of over dissipation, if the junction temperature exceeds the TSHUTDOWN threshold. This thermal protection will act above the maximum junction temperature, to avoid any unwanted power downs. The protection is de-bounced by one period of the 32 kHz clock in order to suppress any (thermal) noise. This protection should be considered as a fail-safe mechanism. Therefore, the

application design should execute a thermal shutdown under normal conditions.

Once the thermal event is cleared and the temperature is back to its normal range, the SC900841 restarts

automatically, by following the steps outlined in Initial Power [Up Sequence](#page-63-0)

BATOCP

When the battery is being discharged, the current out of the battery is monitored. BATOCSET sets the maximum battery discharge current value. If the battery discharge current is greater than the value set by BATOCSET for more than a time set by BATOCPT, the BATOCP interrupt is set to interrupt the system. If the over-discharge current condition continues for another BATOCPT period, the 900841 initiates a system shutdown similar to the thermal shutdown event.

The BATOCP comparator can be shutdown when the battery is not being discharged.

Table 67. BATOCP Control Register Structure and Bits Description

VRFAULT

Every supply is equipped with a fault reporting signal called xxxFAULT, where xxx is the name of the power supply. This FAULT signal is an OR function of all of the following possible faults, or just a subset of them depending on the power supply:

- Output under-voltage
- Output over-voltage
- Over-current
- Short-circuit

Reference each power supply's section for more information on what faults are included, and how the supply protects itself and the load in response to the fault.

All of the xxxFAULT signals from all power supplies are ORed together into the BATOCP interrupt signal, which in turn if unmasked, sets the VRFAULT 1st level interrupt that causes the PMICINT pin to assert, notifying the SC of a system event. The SC can service the VRFAULT register and access the FAULTx registers for more information on which supply caused the fault. The SC can then take different measures, depending on the supply in question.

The xxxFAULT signals are stored in the Freescale defined registers section (Addr 0x180 - 0x1FF), which is meant for extended functionality.

Table 68. Fault Status Registers Structure and Bits Description

FUNCTIONAL DEVICE OPERATION *POWER SUPPLIES*

Table 68. Fault Status Registers Structure and Bits Description

Table 68. Fault Status Registers Structure and Bits Description

Power Supplies Fault Management Interrupt/Mask Registers.

Table 69. Fault Management Status and Control Register Structure and Bits Description .

LIGHTING SYSTEM

The lighting system of the 900841 is comprised of LCD Backlight LED drivers, a Camera Scene Illumination LED driver, and general purpose LED drivers.

LCD BACKLIGHT DRIVERS

900841 supports up to four parallel strings with up to 5-6 LEDs each for LCD backlighting. The strings are powered from the VBKLT DC/DC boost regulator. The brightness control is done through 8-bit PWM duty cycle control and 3 bit PWM frequency control.

Note: The minimum on time of the backlight LEDs should be limited to 2.0 ms

The backlight control resolution is needed to support DPST power savings architecture. The duty cycle change from the previous value will be typically <1%. Dynamic display duty cycle changes are made as frequently as every 100 ms, or 6 frames. The new duty cycle takes effect at the start of the next PWM cycle change. Refer to **Figure 40** for a block diagram of how the backlight LED current sinks interface with VBKLT.

Each one of the Backlight current sinks could be used with a pull-up resistor as a PWM output signal to drive an "Integrated Display".

LCD Backlight Status/Control Registers and Bits Description

Table 72. Backlight Control Registers Structure and Bits Description

LCD Backlight Status/Control Registers and Bits Description

Table 73. Extended Backlight Control Registers Structure and Bits Description

Table 73. Extended Backlight Control Registers Structure and Bits Description

CAMERA SCENE ILLUMINATION CURRENT DRIVER

The 900841 supports one string of up to 5-6 LEDs for Camera Scene Illumination. The string is powered from the VBKLT boost regulator. The brightness control is done through a 3-bit PWM duty cycle control with fixed PWM frequency.

This string can also be used as an additional string for backlight support, see [VBKLT,](#page-84-1) in which case it is controlled like the other LCD backlight strings, see [LCD Backlight](#page-113-2) [Drivers.](#page-113-2)

Camera Scene Illumination Drivers Status/Control Registers and Bits Description

SIGNALING/STATUS LED DRIVERS

The 900841 contains signaling/status LED drivers in the form of two banks of RGB LED drivers. The signaling LED drivers LEDR1, LEDG1, LEDB1, LEDR2, LEDG2, and LEDB2 are independent current sink channels. Each driver channel features programmable current levels via LEDxBRT[1:0] as well as programmable PWM duty cycle settings with LEDxDC[5:0]. By a combination of level and PWM settings, each channel provides flexible LED intensity control. By driving LEDs of different colors, color mixing can be achieved. The default duty cycle, when a blink period is set, not continuous, is 0.5 s on time.

Blue LEDs or bright green LEDs require more headroom than red and normal green signal LEDs. In the application, a 5.0 V or equivalent supply rail is therefore required. This is provided by the integrated 5.0 V boost converter VOTG.

Battery voltage can also be used to supply the RGB banks directly via VPWR, if enough headroom is possible, by using low forward voltage LEDs. Furthermore, each one of these drivers can be supplied from a different source, as they are completely independent. The PWM waveforms are staggered from each other by one cycle of 32 kHz to minimize sudden load changes on the LED supply.

The signaling LED drivers include ramp up and ramp down patterns implemented in hardware. Ramp patterns for each of the drivers are accessed with the corresponding LEDxRAMP bit. The ramp itself is generated by increasing or decreasing the PWM duty cycle with a 1/32 step every 1/64 seconds. The ramp time is therefore a function of the initial set PWM cycle and the final PWM cycle. As an example, starting from 0/32 and going to 32/32 will take 500 ms, while going to from 8/32 to 16/32 takes 125 ms. Note that the ramp function is executed upon every change in PWM cycle

setting. If a PWM change is programmed via the SPI when the LEDxRAMP=0, then the change is immediate rather than spread out over a PWM sweep.

For color mixing and in order to guarantee a constant color, the color mixing should be obtained by the current level setting so that the intensity is set through the PWM duty cycle. In addition, programmable blink rates are provided. Blinking is obtained by lowering the PWM repetition rate of each of the drivers through LEDxBLNK[1:0] while the on period is determined by the duty cycle setting, default is 0.5 s ON time. To avoid high frequency spur coupling in the application, the

switching edges of the output drivers are softened. During blinking, so LEDxBLNK[1:0] is not "00", ramping and dimming patterns cannot be applied.

Apart from using the signal/status LED drivers for driving LEDs they can also be used as general purpose open drain outputs for logic signaling or as generic PWM generator outputs. For the maximum voltage ratings see [Maximum](#page-1-0) [Ratings.](#page-1-0)

Signaling/Status LED Drivers Status/Control Registers and Bits Description

900841

Table 75. Signaling /Status LED Driver Register and Bit Description

Signaling/Status LED Drivers Status/Control Registers and Bits Description

FSL control registers are completely optional, but if the application wants to have an adjustable duty cycle and/or duty cycle ramping ("advance control"), the FSL registers are

activated by setting the LEDxBLNK fields to 00 = no blink. The default duty cycle in advance mode is set to 100%. After enabling the FSL register control, if the user wishes to revert back to "normal control" with 0.5 sec ON time, just write something different than 00 to the LEDxBLNK fields.

Table 76. RGB LED Control Register Structure and Bits Description

Table 77. FSLLEDRAMPCNT Register Structure and Bits Description

Table 77. FSLLEDRAMPCNT Register Structure and Bits Description

BATTERY INTERFACE AND POWER PATH MANAGEMENT

POWER PATH MANAGER

The 900841 IC sources power to the platform loads through an intelligent power path that consists of the following two components listed in order of priority. Reference [Figure 62](#page-122-0) for more details:

• Input power source through a mini-USB connector that can be either an AC wall charger or a USB host adaptor. The

system host is responsible for notifying the 900841 of what type of input source it is connected to, by setting the maximum current the charger can draw from the input source (for example: 0.5 A USB or 1.8 A power source device).

• A bi-directional source in the form of a rechargeable single cell Li-Ion or Li-Polymer Battery.

FUNCTIONAL DEVICE OPERATION *BATTERY INTERFACE AND POWER PATH MANAGEMENT*

The multiplexed power output is made available at the VPWR node where all on-chip regulators draw their power from at a typical operating range of 3.0 to 4.4 V. See [Figure 62.](#page-122-0) When a power source is detected at the RAWCHG pin, the respective input voltage is converted to a variable output voltage at the VPWR node through a buck switching DC/DC regulator, Charger buck.

CHARGER BUCK OPERATION

Charger buck takes its feedback from two sources, depending on the state of the battery:

• For batteries with a voltage less than the trickle charge threshold, V_{PWR} is set at a constant voltage of 4.2 V to supply the system loads. The feedback is taken from a conventional internal resistor divider connected at the VPWR pin. This supports dead battery operation and

allows the system to operate if the battery does not exist, or is being trickle charged through a separate path.

• For batteries within normal operation of 3.0 to 4.4 V, V_{PWR} tracks the battery voltage level V_{BAT} . To keep power dissipation low during charging, VPWR is normally adjusted to be 300 mV above V_{BAT} , subject to a maximum of 4.7 V.

The buck regulator core implements PWM and auto-PFM modes. The charger buck needs to be able to support 100% duty operation for cases when the input falls close to the output voltage. In this mode, M_{HSCHG} is switched fully on, and M_{LSCHG} is disabled. The regulator will stay in 100% (or close to it) duty-cycle mode until either V_{PWR} rises above 4.7V, under which case V_{PWR} is clamped to a maximum of 4.7V, or the loop feedback demands a lower duty cycle. While

in 100% Duty Cycle mode, the output current limit is still operational.

The charger buck monitors the input current draw by sensing the voltage across $R_{INSNGHG}$ which will allow the charger system to regulate the power draw out of the input adaptor to fit the needs of the system. During charging, if an input source is connected and the selected charging current plus load current exceeds the current limit set by the USBLMT $[1:0]$ bits and detected across $R_{INSNGHG}$, the charger buck will behave like a constant current source, supplying the current limit. The V_{PWR} voltage will droop, and the DCLMT interrupt signal is asserted. As the V_{PWR} voltage approaches the V_{BAT} voltage, the charger pass transistor, M_{CHG} , will switch itself fully on as the charger control tries to maintain the programmed charge current. At some point, the charge current will start to decrease, as this current starts to get limited by the $R_{ds(0n)}$ of M_{CHG}. The V_{PWR} voltage will stabilize at a point where the charge current equates to the difference between the input current limit set by USBLMT[1:0] and the total system load current. If the load current by itself exceeds the input current limit, the V_{PWR} voltage will fall more below the V_{BAT} voltage, and the excess current will come from the battery through M_{CHG} , which is still fully switched on in this instance. The USBLMT settings are maximum numbers and will not be exceeded, so a lower value should be targeted as a typical and ±5% accuracy is desired

In the previous case, where the battery is being discharged, M_{CHGBYP} provides an optional feature to reduce the series resistance between V_{BAT} and V_{PWR} , saving on overall system efficiency and battery life. The system can activate this function by asserting the CHGBYP bit high. So if CHGBYP is "1", and whenever V_{PWR} falls below V_{BAT} by 100 mV, the 900841 turns on MCHGBYP. If CHGBYP is "0", this function is deactivated. If MCHGBYP is not used, the CHGBYPGT pin must be connected to ground.

To prevent an over-voltage condition to the system, the charger buck monitors the voltage at the RAWCHG pin. If V_{RAWCHG} rises above 5.75 V, an over-voltage condition is detected, the over-voltage protection FET M_{OVPCHG} is disabled, the charger buck is disabled, and the USBOVP interrupt signal is asserted and the RDSTATE register is updated to state 0x02 (AC Adaptor OVP). Such over-voltage condition can occur due to a faulty USB/AC adapter design or a voltage spike during the insertion of the adapter to the system. Input over-voltage protection is an optional feature, as there are other methods to prevent an over-voltage condition. Such methods, like a Zener clamp, can limit the input voltage to a 6.0 V maximum, under which case M_{OVPCHG} is not needed and can be removed. Using a high performance or well designed adaptor that can guarantee a maximum input voltage of 5.5 V, will eliminate the need for MOVPCHG. If any of these other methods fail, damage will occur to the IC. Without the presence of M_{OVPCHG} , a maximum voltage will be exceeded for many parts of the IC.

Whenever the charger buck is disabled, the battery will supply power to the VPWR node through the charger pass

transistor element M_{CHG} , and also through M_{CHGBYP} if used. In that case, MREVPCHG switch is disabled to electrically isolate the input power connector from the battery and prevent reverse current draw from battery to connector. For lower power inputs, like a dedicated USB source, $M_{REVPCHG}$, can be replaced by a low forward voltage drop Schottky Diode, pointing the same direction as the $M_{RFVPCHG}$ body diode. In this case, REVPCHGGT should be grounded. No specific Schottky diode is recommended. Any 2.0 A/30 V capable diode with low forward voltage drop can use used.

The system can assert the BATISO bit to turn off M_{CHG} , and M_{CHGBYP} if used, to isolate the battery from the system. In this case, V_{PWR} has to be higher than V_{BAT} and set, depending on the value of the battery, as explained in the first paragraph. Reference [Power States and Control](#page-59-0) for more information.

LI-ION BATTERY CHARGER

FEATURES

- Complete charger for single-cell Li-Ion batteries with an external PFET pass element
- Programmable constant charge current limit (I_{CHGCC})
- Programmable End-of-Charge (EOC) detection current (ICHGCOMP)
- Programmable trickle charge current (I_{TRKL})
- Intelligent EOC detection to prevent false indication
- Programmable battery float voltage (V_{CHGCV})
- Programmable battery over-voltage (V_{OVRVOLT})
- Optional battery temperature monitoring NTC thermistor interface for charge qualification with two different temperature ranges for charging and discharging
- Ability for trickle mode only charging
- Programmable smart timer for charge termination and detection of fault conditions (t_{CHG})
- Programmable battery over-voltage protection
- Intelligent Interrupt and State reporting capabilities

Charger Operation

The charger provides the traditional Constant Current/ Constant Voltage (CC/CV) charging output with the preconditioning function (trickle charge) for deeply discharged batteries. Multiple parameters can be programmed through the SPI registers.

The charger is a Constant Current Regulator with V_{PWR} as its input and V_{BAT} as its output, with constant voltage headroom of 300 mV across it, $V_{\text{PWR}} - V_{\text{BAT}}$. It regulates the maximum charging current flowing into the battery (I_{CHGCC}) to the value set by SPI programming of the CHRGCC[2:0] bits. The 300 mV headroom includes the voltage drop across R_{SNSBAT} and R_{CC} .

The loop will regulate the voltage drop over the sense resistor R_{SNSBAT} by controlling M_{CHG} to a value resulting in a maximum constant current equal to I_{CHGCC}. Therefore, the value of R_{SNSBAT} influences the charge current, and its

accuracy directly effects the accuracy of I_{CHGCC} and I_{CHGCOMP}. A value of 100 m ±1% is recommended.

Charger Parameter Programming

Multiple charge parameters are programmable through the SPI interface:

- Battery float voltage (V_{CHGCV})
- Constant charge current (I_{CHGCC})
- End-of-Charge current (I_{CHGCOMP})
- Trickle charge current (I_{TRKL})
- Battery over-voltage (V_{OVRVOLT})
- Charge time monitor timer (t_{CHG})

Charge Starts and Charge Ends

A charging cycle cannot start until a valid voltage is detected at RAWCHG, CHRENB bit is set to 0, and no faults exist. A valid RAWCHG voltage is when V_{RAWCHG} is > 4.75 V. The USB interrupt signal is asserted when V_{RAWCHG} > 4.75 V. During a charging cycle, if the charger system experiences any fault, it stops charging and asserts the appropriate interrupt signal. When a charge cycle completes, the COMP interrupt signal is asserted indicating a normal completion of a charge cycle. What constitutes a charge cycle completion is examined later in this section.

CHARGER STATE MACHINE

TRICKLE CHARGE

Once the charger is enabled and if $V_{BAT} < V_{TRKI}$, the trickle charge starts. The trickle charge current $I_{CHGTRKI}$ is selectable with a default current of 40 mA, and is provided by an internal current source between V_{PWR} and V_{BAT} , as can be seen in [Figure 63](#page-124-0). The trickle charge function consists of a simple comparator that monitors the battery voltage. The charger stays in the trickle mode as long as the battery voltage is below the trickle charge threshold (V_{TRK1}) of 3.0 V

and the total trickle charge time has not expired. If the trickle charge time expires before V_{BAT} exceeding V_{TRKL} , the charger is turned off and the appropriate state is set. If V_{BAT} rises above V_{TRKL} before the trickle charge time expires, we enter in the Quick Charge stage and I_{CHGCC} is used for charging. At any time during trickle charging, if a fault occurs, the charger turns off and an interrupt is asserted, according to the type of fault. The trickle charge time is always set to 1/ 4 of the set t_{CHG} timer. The t_{CHG} timer is reset when entering the trickle charge mode. V_{TRKL} detection is equipped with a 32 ms filter to debounce the transition between Trickle and Quick Charge modes. Regardless of the timer state, if V_{BAT} rises above V_{TRKI} , then the BATDET interrupt signal is asserted.

Trickle charging can be forced as well, by setting the bit TRICKLE = 1. In this case, the full t_{CHG} timer is used during trickle charge. In this mode, charging stops if the timer expires or V_{BAT} exceeds V_{CHGCV} triggers the EOC on forced trickle mode.

QUICK CHARGE

The fast charge includes the CC mode and the CV mode. A soft transition between the trickle mode and the CC mode is required to minimize the transient behavior at the input

during the transition. The Constant Current value (I_{CHGCC}) can be set by SPI programming the CHRGCC[2:0] bits, and is regulated as explained previously. Once entering the CV mode, the battery voltage is held at the battery float voltage threshold V_{CHGCV}, which can be set by SPI programming the CHRGCV[3:0] bits. The charge current reduces gradually until the end of charge event EOC. The total charge time for the quick charge is limited by t_{CHG} .

The t_{CHG} timer is reset when entering the fast charge mode.

If the battery voltage V_{BAT} exceeds the over-voltage threshold set by SPI programming the OVRVOLT[1:0] bits, the buck charger is turned off and the BATOVP interrupt signal is asserted.

END-OF-CHARGE (EOC)

For a charge cycle to be completed (EOC), two conditions are required to be simultaneously met: the battery voltage must be above the recharge threshold V_{RCHG} , and the charge current must fall below the EOC current I_{CHGCOMP}. I_{CHGCOMP} can be set by SPI programming the CHRGCOMP[2:0] bits. A 1.0 ms filter is required to prevent fast transient current, triggering the EOC current threshold.

WATCHDOG TIMER

The charger is equipped with a watchdog timer that the Platform controller hub can enable and set for different times. Setups and responses are highlighted in **Figure 63**.

NTC INTERFACE

A battery pack may be equipped with a thermistor which value decreases over temperature (NTC). The NTC interface allows an external NTC thermistor to monitor the battery temperature and disable the charger when the temperature is outside of a specific window. The relationship between temperature T (in Kelvin) and the thermistor value (RT) is well

characterized, and can be described as $\mathsf{R}_\mathsf{T}\texttt{=} \mathsf{R}_0{}^\star \texttt{e}^\wedge (\mathsf{B}^\star (1/\mathsf{T}-1/\mathsf{P}))$ ${\mathsf T}_0$), with ${\mathsf T}_0$ being room temperature, ${\mathsf R}_0$ the thermistor value at ${\mathsf T}_0$, and B being the so called B-factor which indicates the slope of the thermistor over temperature. The NTC interface can handle several standard B factors such as 3200, 3500, and 3900.

To read out the thermistor value, it is biased through a pullup resistor R_{NTC} from the VNTC pin, which switches the V_{CORF} voltage to bias the chain. This switch, along with the NTC comparators, is controlled through the TEMPEN bit.

During charging, the NTC comparators and the switch are turned on automatically for battery temperature monitoring,

and the temperature range is set at 0°C to 45°C. NTC circuitry cannot be disabled during charging.

During discharging, the user has an option to turn the NTC block off through the TEMPEN bit. Whenever an NTC ADC reading is desired or to keep battery temperature monitor on, this bit must be asserted. Turning this block off and disconnecting the switch saves on quiescent current and enhances battery life. During discharging, the battery temperature monitoring range is set at -10°C to 60°C.

The window thresholds are specified as a ratio of the V_{NTC} voltage. The battery thermistor check circuit compares the fraction of V_{NTC} at NTC pin, with two preset thresholds which correspond to one of the previous ranges, depending if the IC is charging or discharging the battery.

During charging, if the battery temperature is not within range, charging is stopped and the TEMP interrupt signal is asserted, to indicate a battery temperature fault. During discharging if the battery temperature is not within range, the TEMP interrupt signal is asserted.

The tolerance should include the resistive divider error, as well as the comparator offset error. Other applications may not require an NTC interface. In that case, the NTC resistor is not populated and this feature is disabled.

 Figure 65. NTC Thermistor Interface

COIN CELL BATTERY BACKUP/ CHARGER

The COIN CELL pin provides a connection for a coin cell backup battery or supercap. If the main battery is deeply discharged or removed, and in the absence of a USB/Wall input source, the RTC system and coin cell maintained logic, will switch over to the COIN CELL for backup power. A small capacitor should be placed from the COIN CELL pin to ground under all circumstances.

The coin cell charger circuit will function as a current limited voltage source, resulting in the CC/CV taper characteristic, typically used for rechargeable Lithium-Ion batteries. The coin cell charger is enabled via the COINCHGEN bit. which is enabled by default. The output voltage (V_{COIN}) is programmable through the VCOIN[2:0] bits. The coin cell charger voltage is programmable in the active state, where the charge current is fixed at $I_{\rm COINHI}$. The coin cell charging will be stopped when V_{PWR} goes below V_{PWRUVF}. Reference [Power Path Manager SPI Registers](#page-127-0) for a more detailed description of the coin cell related bits.

A large capacitor, electrolytic or super cap, can also be used instead of a lithium based coin cell. To avoid discharge by leakage currents from external components or by the 900841, the COINCHGEN bit should always remain set.

Coin cell charge is equipped with a disconnect circuitry that isolates the coin cell from any loads, if V_{COIN} goes below 2.0 V, to prevent the coin cell from being deeply discharged and damaged. This will also cause the ADC reading of the coin cell voltage to yield zero.

POWER PATH MANAGER SPI REGISTERS

POWER PATH MANAGER PLUS LI-ION CHARGER REGISTERS AND BITS DESCRIPTION

Table 78. Charger Interrupt/Mask Registers Structure and Bits Description

Table 78. Charger Interrupt/Mask Registers Structure and Bits Description

Table 79. Charger Status And Control Registers Structure and Bits Description

Table 79. Charger Status And Control Registers Structure and Bits Description

Table 79. Charger Status And Control Registers Structure and Bits Description

For a CHRGPROT2 register Description, reference [BATOCP.](#page-109-0)

Table 80. Charger Protection Registers for Future Use

Table 80. Charger Protection Registers for Future Use

POWER PATH MANAGER PLUS LI-ION CHARGER REGISTERS AND BITS DESCRIPTION

Table 81. FSL Charger Control Register Structure and Bits Description

FUNCTIONAL DEVICE OPERATION *AUDIO*

Table 81. FSL Charger Control Register Structure and Bits Description

AUDIO

FEATURES

The following is a list of the main features of the Audio Solution:

INTERFACE

- Two Interfaces: one Voice and one Audio
- Includes automatic sample rate detection in slave mode
- Uses high frequency 24/26 MHz clock
- Supported word length: 16 bit and 32 bit only
- See also ADC/DAC section

ADC/DAC

- Voice ADC/DAC
	- Sampling frequencies 8/16 kHz
	- $·$ ADC
		- \cdot THD+N: -60 dB (0.1%) max
		- •Idle channel noise: -87 dBp typ
	- \cdot DAC

 \cdot THD+N: -65 dBA (0.06%) max

- •Idle channel noise: -96 dBA typ
- Stereo ADC/DAC
	- Sampling frequencies
		- ï8/11.025/12/16/22.05/24/26/32/44.1/48 kHz
	- $·$ ADC
		- \cdot THD+N: -80 dBA (0.01%) max
		- ïSNR: 90 dBA typ
		- ïDynamic Range: 90 dBA typ
	- \cdot DAC
		- \cdot THD+N: -80 dBA (0.01%) max ïSNR: 100 dBA typ ïDynamic Range: 96 dBA typ

TRANSMIT PATH

- Transmit Line-up
	- Analog PGA -8.0 dB to $+23$ dB in 1.0 dB steps
	- Selectable preamplifier 0/12 dB
- Microphone Support
	- Two electret handset microphones with bias
	- One digital handset microphones with clock
	- Headset microphone with bias and detection
	- Line in for car kit microphone
- Stereo Line Inputs
	- Selectable preamplifier -8/0/8/16 dB
	- Routing to stereo ADC and to receive path

RECEIVE PATH

- Receive Line-up
	- Digital RX PGA for CDC and STDAC -57 dB to +6.0 dB in 1.0 dB steps
	- Analog RX PGA for line in -57 dB to +6.0 dB in 1.0 dB steps
	- Mixer and Mono Adder
- Stereo Loudspeaker Amplifiers
	- Battery supplied Class D with differential outputs
	- ï Gain internally set to 12 dB (differential)
	- Output power per channel: 500 mWRMS into 8.0 Ω @ V_{BAT}=3.4 V, 1.0 W_{RMS} into 4.0 Ω
	- THD @ 500 mW_{RMS}: -50 dB(0.3%) max
	- Input referred noise: 50 mV $_{RMS}$ A max
- Ear piece amplifier
	- Battery supplied Class AB with differential output
	- Differential output swing into 32 Ω : 4.0 V_{PP}
	- \cdot THD: -60 dB (0.1%) max
	- ï Gain internally set to 10 dB (differential)

900841

FUNCTIONAL DEVICE OPERATION *AUDIO*

- Input referred noise: 8.0 mV $_{RMS}A$
- Headset amplifier
	- Class AB with Negative charge pump
	- Capacitor less headset coupling (referenced to ground)
	- \cdot Single ended output swing: 2.0 V_{PP}
	- Output load: 32 Ω
	- Output power per channel: 20 mW_{RMS} typ
	- \cdot THD: -60 dBA(0.1%) max
	- Input referred noise: $8.0 \text{ mV}_{\text{RMS}}A$
- \cdot Gain: 0 dB +/- 0.5 dB
- Headset detection circuit through microphone bias
- Line-Out amplifier
	- Class A single ended stereo outputs
	- Single ended output swing: 2.0 V_{PP} into 10 kΩ
	- ï Output load: 10 kΩ min
	- \cdot THD: -60 dBA (0.1%) max
	- Input referred noise: $10 \text{ mV}_{\text{RMS}}A$
	- \cdot Gain: 0 dB +/- 0.5 dB

DIGITAL AUDIO BUS

The digital audio interface consists of two busses; one dedicated to voice operation (PCM1) and the other dedicated to stereo audio (PCM2). Each bus consists of a bit clock, frame sync, receive data, and transmit data signal lines. Both

busses can be configured independently and be active at the same time. The drive strength for the outputs is controlled by the SLOPESEL[1:0] bits

 Figure 66. Digital Audio Bus Interface

Table 82. Interface Driver Characteristics

Table 82. Interface Driver Characteristics

Figure 67. Interface Timing Diagram

Table 83. Interface Timing Specifications

VOICE CODEC PROTOCOL

The serial interface protocol for the voice codec supports both single word per frame and multiple words per frame time-division multiplexed (TDM) modes, and can be used in either master or slave mode. Master mode is selected by setting the VCEMASTEN bit. In master mode, the voice

codec generates the bit clock and frame sync signals, as long as the VCECLKEN bit is set. The data is transmitted and received in a two's complement format, MSB first, and can be clocked on the positive or negative edge of the bit clock. The active edge of the bit clock can be selected by the VCEBCLINV bit. The interface can operate with a short (bit

AUDIO

length) or a long (word length) frame sync, which is selected by the VCELONGFS bit. The frame sync can also be inverted by setting the VCEFSINV bit.

The interface supports 1, 2, or 4 time slots per frame for Tx and Rx. The active slots used by the voice CODEC are controlled by the VCETXSLOT[1:0] and VCERXSLOT [1:0] bits. The short frame sync occurs 1 bit clock cycle before the data MSB, whereas the long frame sync is aligned with the MSB. For multiple time slots, an optional turn around time delay of 1 bit clock cycle can be added in between the slots by setting the VCETRNARND bit. Outside of the assigned

time slot, the transmit data line is tri-stated. The tri-state enable can be controlled by the VCETSB bit. The word length is controlled by the VCEWORDLEN[2:0] bits and the bit clock frequency is set with the VCECLKFRQ[2:0] bits.

In practice, only certain modes, defined as modes 1-3 and modes 5-6 will be used for the voice codec. The timing diagrams for these modes are given in **Figure 68** and [Figure 69](#page-136-0). Note that where the TX1 line is shown at Hi-Z, the TX1 driver of the voice codec port is tri-stated and the TX1 line itself may be driven by another device in the application.

 Figure 68. Voice CODEC Serial Interface Timing Diagram Modes 1-3

MODE 5: Short Frame Sync, 4 Words

STEREO DAC AND ADC PROTOCOL

The serial interface protocol for the audio data uses either the I2S standard, Left-Justified or EIAJ Right-justified formats, and can be used in either master or slave mode. Master mode is selected by setting the STRMASTEN bit. In master mode, the stereo codec generates the bit clock and frame sync signals, as long as the STRCLKEN bit is set. The data is transmitted and received in a two's complement format, MSB first, and can be clocked on the positive or negative edge of the bit clock. The active edge of the bit clock can be selected by the STRBCLINV bit.

The interface operates with a long (word-length) frame sync, which also identifies left vs. right stereo channel words. In I^2 S mode, the frame sync leads the data MSB by 1 bit clock cycle, while in Left-justified mode the frame sync is aligned with the MSB of the data, and in Right-justified mode the frame sync is aligned with the LSB of the data. The mode is selected with the STRMODESEL bits. Note that in all modes, the left channel word is sent in the first half of the frame and the right channel word is sent in the second half of the frame. Supported word lengths are 16 to 32 bits. The word length is set with the STRWORDLEN[2:0] bits and the bit clock frequency is set with the STRCLKFRQ[2:0] bits. The frame sync can also be inverted by setting the STRFSINV bit. The tri-state enable can be controlled by the STRTSB bit.

The timing diagrams for these modes are given in [Figure 70](#page-137-0).

 Figure 70. Stereo CODEC Serial Timing Diagram Examples, Mode 4

VOICE CODEC

The voice CODEC is based on two 14-bit A/D converters and a 14-bit D/A converter with integrated filtering. It supports several different clocking modes. The voice codec is supplied by V_{CORE} for its analog and V_{COREDIG} for its digital sections. The analog is using the REFC bias and the half rail bias at REFA.

A/D CONVERTERS

The A/D portion of the voice CODEC consists of two A/D converters which convert the incoming analog audio signals coming from the microphone amplifiers into 14-bit linear PCM words at a rate of 8.0 kHz or 16 kHz. Following the A/D conversion, the audio signal is digitally band pass filtered. The A/D is enabled by setting the VCEADCEN bit. The sampling rate is set by the VCE8K16K bit.

Table 84. Voice CODEC A/D Performance Specifications

900841

FUNCTIONAL DEVICE OPERATION *AUDIO*

Table 84. Voice CODEC A/D Performance Specifications

FILTERING

Notes

21. Equivalent to +3.0 dBm0

22. Equivalent to 340 mVrms

D/A CONVERTER

The D/A portion of the voice CODEC converts 14-bit linear PCM words entering at a rate of 8.0 kHz and 16 kHz into analog audio signals. Prior to this D/A conversion, the audio signal is digitally band-pass filtered. An optional high-pass filter can also be enabled by setting the VCEAUDHPF bit. The D/A is enabled by setting the PSCNTRX bit.

FILTERING

Notes

23. Equivalent to +3.0 dBm0

24. Equivalent to 500 mVrms

STEREO CODEC

The stereo CODEC is based on two 16-bit A/D converters and two 24-bit D/A converters. It supports several different clocking modes. The stereo DAC and ADC are supplied by VCORE for its analog and VCOREDIG for its digital sections. The voice ADC and the stereo ADC use the same converter

cores, so both cannot be used at the same time. The analog circuits use the REFD bias and the half rail bias at REFA. The stereo converters incorporate a PLL to generate the proper clocks. The PLL does not require any external filtering.

Both the stereo ADC and stereo DAC will always operate at the same sample frequency using the same digital interface bus. The stereo DAC can be operated in parallel to

FUNCTIONAL DEVICE OPERATION *AUDIO*

the voice DAC, and their sampling rates are independent. The stereo ADC and DAC sampling rate is set by the STRSR[3:0] bits or may optionally be automatically detected in slave mode by setting the STRSRDET bit.

The audio CODEC supports the sampling frequencies of 8.0, 11.025, 12, 16, 22.05, 24, 26, 32, 44.1, and 48 kHz

Table 86. Stereo DAC Main Performance Specifications

D/A CONVERTERS

The stereo DAC is based on a 24-bit linear left and right channel D/A converter with integrated filtering. The stereo DAC is enabled by setting the PSCNTDA bit.

FILTERING

Notes

25. Equivalent to +3.0 dBm0

26. Equivalent to 500 mVrms

A/D CONVERTER

The stereo ADC is based on a 16-bit linear left and right channel A/D converter with integrated filtering. The stereo

ADC is enabled by setting the STRADCEN bit. If the VCEADCEN bit is also set, it will take priority, so the ADC converters will be used in voice mode.

Table 1. Stereo ADC Main Performance Specifications

AUDIO TRANSMIT SECTION

Shown in **Figure 71** is a schematic representation of the audio transmit section. The actual design implementation may differ.

 Figure 71. Audio Transmit Section

MICROPHONE BIAS

Two microphone bias circuits are provided. The microphone supplies can be used to supply digital microphones and electret microphones. In the latter case, an external sensitivity setting resistor needs to be added. The bias is enabled by setting respectively the MIC1BIAS and MIC2BIAS bit.

Table 87. Microphone Bias Parametric Specifications

Notes

29. For proper detection it is advised to use a microphone bias resistor not exceeding 2.7 kΩ

In case the supply voltage level is thought to be insufficient for digital microphones, the supply at MC1B can be raised from 2.1 to 2.7 V by setting the MIC1BIASMOD bit. However in this case, the output supply is no longer low noise. Raising the supply at MC1B has no effect on the output voltage at MC2B.

The microphone bias MC2B has an integrated accessory detection circuit for headphones, headset/microphone presence and for a button operation placed in parallel to the microphone. In order to operate properly, the headset must connect the microphone ring of the jack to the ground jack, in case no microphone is present. Accessory attach/detach events and headset button pushes are all debounced by 30 ms.

The accessory detect circuit can be enabled independently from the microphone or audio bias by setting the HSDETEN bit. When the audio bias and mic bias are both off, only the connection or disconnection of an accessory can be detected, not the specific type of accessory. In this mode, it is assumed that the accessory is a stereo headphone and the HPDET interrupt, which is sensitive to both edges, reflects attach and detach events. The HPDET interrupt can be masked by setting the MHPDET mask bit. Masking the interrupt does not prevent the interrupt from appearing in the interrupt registers, but prevents the PMICINT pin from asserting a hardware interrupt.

When the audio bias and MIC2 bias are enabled, the accessory detect circuit can distinguish between a stereo headphone (low-impedance), a headset microphone (medium-impedance), a headset button push (lowimpedance) and connect/disconnect events. For headset button pushes, the circuit also distinguishes between momentary button pushes of less than 2 seconds duration and long button pushes of more than 2 seconds duration.

With audio bias and MIC2 bias enabled, connecting or disconnecting a headphone will assert the HPDET interrupt. Connecting a headset will assert the HSDET interrupt. Pushing the headset button and releasing it within 2 seconds will assert the SWMPINT (switch momentary push) interrupt and pushing the button and releasing it after more than 2 seconds will assert the SWLPINT (switch long push) interrupt. Each of these interrupts also has a corresponding mask bit. Note that if a headphone was detected and was later determined to be a headset, the HPDET interrupt will be cleared and the HSDET interrupt will be set. This situation can occur in two ways: (1) if the audio bias and MIC2 bias were off when the headset was connected, it will be detected as a headphone. If the biases are then turned on, the circuit will recognize that the accessory is actually a headset and will update the interrupts accordingly; (2) if the headset button

was being pushed while the headset was being plugged into the jack, it will appear to be a low-impedance accessory and will be detected as a headphone. When the button is finally released, the circuit will recognize that the accessory is actually a headset and will update the interrupts accordingly.

TRANSMIT INPUTS

The transmit inputs accept signals from a low level signal electret microphone as well as high signal level MEMS based microphones. In addition, it allows connecting a digital microphone. Finally, it allows on chip routing from the stereo line-in inputs.

The microphone input amplifiers are enabled by setting the PSCNTMIC1 and PSCNTMIC2 bits. The right channel input is selectable between a microphone connected to MC2IN and the line input RXINR by setting the RAMPSEL bit. The left channel input is selectable between a microphone connected to MC1IN and the line input RXINL by setting the LAMPSEL bit. Note that the input signals must be AC coupled. When in voice mode, (PCM1) MC1IN or RXINL is sent to the left and right channels by default, depending on the PSCNTMIC1 and LAMPSEL bits. In order to send MC2IN or RXINR to the left and right channels when in voice mode, the MC1IN amplifier must be disabled by setting PSCNTMIC1IN=0.

When in stereo mode, the audio signal from MC1IN, RXINL, or digital microphone on the MC1IN pin, is sent exclusively to the left channel of PCM2 data. When in stereo mode, the audio signal from MC2IN, RXINR, or digital microphone in MC2IN pin, is sent exclusively to the right channel of PCM2 data, as shown in **Figure 71**. When in voice mode, the active transmit input signal is sent to the left and right channels, except for the digital microphone on MC1IN, which is not supported in voice mode.

The MC2IN input is amplified by the ATXR pre-amplifier with course gain setting controlled with MIC2PRE[1:0]. The input amplifiers can also be muted by setting the RAMPMUT bit. The selected signal can be routed to the receive section and it can be converted by the ADC right channel. The ADC gain can be adjusted with the VCEPGATX[4:0] bits. Before transmitting to the digital serial interface, the volume of the digitized signal can be controlled with a fine gain setting through RAMPVL[5:0].

The MC1IN input is amplified by the ATXL pre-amplifier with course gain setting controlled with MIC1PRE[1:0]. The input amplifiers can also be muted by setting the LAMPMUT bit. The selected signal can be routed to the receive section and it can be converted by the ADC left channel. The ADC gain can be adjusted with the VCEPGATX[4:0] bits. Before

transmitting to the digital bus interface, the volume of the converted signal can be controlled with a fine gain setting through LAMPVL[5:0].

Digital microphones can be connected to the MC1IN and MC2IN inputs. The digital microphone is supplied from the microphone bias and clocked through the microphone clocking output, MCCLK. The resulting Pulse Density Modulated signal from the digital microphone is directly routed to the filter section of the ADC.

If a single digital microphone is used in the application, it should be connected to MC2IN, and PCM1 voice mode should be used in order to get the same data in the left and right channels. If PCM2 stereo mode is used, the digital microphone on the MC2IN signal is sent on the right channel of PCM1 data only. Voice mode is not supported for the digital microphone connected to the MC1IN pin.

If two digital microphones (dual dmics) are used in the application, PCM2 stereo mode must be used. In dual digital microphone mode, DMIC1 (MC1IN) data and DMIC2 (MC2IN) data is sent to the left and right channels of PCM2, respectively.

The MCCLK signal is enabled by setting the DMICCLKEN bit, and its frequency is selectable between 1.0 MHz and

2.0 MHz by setting the DMICCLK[0] bit. The exact clock frequency will vary as a function of the ADC sample rate. The MC2IN input is configured for digital microphone use by setting the MUXIN bit. Both the clock and the data stream are referenced with respect to MC2B. The gain of the digital microphone data to the digital serial interface can be controlled with the DMICVOL[5:0] bits. The signal from the digital microphone can be routed into the receive voice DAC path as a side tone, by clearing the DMICMUTFB bit, and its gain can be controlled with the DMICVLFB[5:0] bits. The digital mic data to the digital serial interface can be muted with the DMICMUT bit and the digital mic data to the voice DAC can be muted with the DMICMUTEFB bit.

The data routed to the PCM1 digital serial interface is selectable between the digital mic, and the right channel ADC by the PCM1RCH bit. Similarly, the data routed to the PCM2 digital serial interface is selectable between the digital mic and the left channel ADC, by the PCM2LCH bit, and is selectable between the digital mic and the right channel ADC by the PCM2RCH bit

Table 89. Transmit Gain Control

FUNCTIONAL DEVICE OPERATION *AUDIO*

AUDIO RECEIVE SECTION

The block diagram of the audio receive section is shown in [Figure 72.](#page-143-0)

 Figure 72. Audio Receive Section Diagram

GAIN CONTROL, MONO ADDER AND ROUTER

The gain of the digital audio in both left and right channels is controlled in the programmable digital gain amplifiers. To facilitate programming, independent settings are available for the voice call and stereo audio use cases through VDACVL[5:0], ADACVLR[5:0] and ADACVLL[5:0] respectively. The gain of the feedback path of the digital microphone can be set through DMICVLFB[5:0]. The gain of the analog audio from RXINR and RXINL or pre-amplified microphone inputs is controlled through the RAMPVLFB[5:0] and LAMPVLFB[5:0] bits. All the gain settings have the same granularity and range.

Table 90. Receive Gain Control

900841

Table 90. Receive Gain Control

\sim \sim \sim	\cdots	\cdots
111110	+5	dB
111111	$+6$	dB

The signal paths can be muted through the VMUTL, AMUTL, AMUTR bits. The muting of analog inputs is described in the transmit section.

The analog signal from the stereo DAC, the voice DAC, and the transmit section can be mixed; the left channels and voice DAC on the left channel mixer through MXLAUDL, MXLLINL, and MXLMNDAC. The right channels and voice DAC on the right channel mixer through MXRAUDR, MXRLINR, and MXRMNDAC. The resulting mixed analog signal is routed to the different output amplifiers.

EAR PIECE SPEAKER AMPLIFIER ASP

The left channel audio can be routed to the Asp amplifier, which drives the ear piece of the application in a bridge tied load configuration. The amplifier is supplied from the battery

power which avoids the use of an intermediate regulator stage. Its output is referenced with respect to REFA. The feedback network is fully integrated. The amplifier is enabled by setting the PSCNTSPKR bit, with the output signal muted by setting the MUTASP bit.

Table 91. Amplifier Asp Performance Specifications

LOUDSPEAKER AMPLIFIERS ALSPR AND ALSPL

The Class-D loudspeaker amplifiers Alspr and Alspl drive a set of low ohmic loudspeakers for speakerphone, ringing and music playback modes. The amplifiers are powered directly by the main battery and include a feedback system in order to reach a high PSRR performance. The amplifiers run at a frequency around 3.0 MHz. The outputs are half rail

referenced. The feedback networks of the Alsp amplifiers are fully integrated. The right channel amplifier is enabled by setting the PSCNTSPR bit, the left channel amplifier by the PSCNTSPL bit. When enabled, the right and left channel audio paths are routed to their respective amplifiers. The output signal can be muted by setting the MUTSPKR and MUTSPKL bits.

HEADSET AMPLIFIERS AHSR AND AHSL

The Ahsr and Ahsl amplifiers are dedicated for driving a stereo headset, the Ahsr for the right channel and Ahsl for the left channel. The feedback networks are fully integrated. The amplifiers are enabled by setting the PSCNTLHPR and

PSCNTLHPL bits respectively. When enabled, the right channel audio is routed to the HSR output and the left channel audio to the HSL output. The output signal can be muted by setting the MUTHPR and MUTHPL bits.

FUNCTIONAL DEVICE OPERATION *AUDIO*

Table 93. Amplifiers Ahsr and Ahsl Performance Specifications

Notes

30. Applies for Ahsr and Ahsl activated individually and simultaneously with CPIN=1.8 V

The outputs of the amplifiers are driven relative to true ground, which avoids using coupling capacitors for connecting a headset. The amplifiers are supplied from CPIN = 1.8 V while a single stage negative charge pump provides the CPOUT = -1.8 V supply rail. The charge pump is enabled when one of the headset amplifiers get enabled. The charge pump input pin (CPIN) can be connect to the internal VDDQ buck regulator in the application. In that case, VDDQ must be enabled prior to the headset amplifier, to ensure proper headset operation.

STEREO LINE OUT

The audio can be routed to the line-outs RXOUTR and RXOUTL. These outputs can be used for instance to route the audio to an accessory connected to a bottom connector, such as for a docking station with playback speakers. These outputs are enabled by setting the PCCNTLOR and PSCNTLOL bits.

Table 94. Line Out Performance Specifications

HEADPHONE/HEADSET DETECTION

The accessory detection of a headset, headphone or a push to talk button switch is done through the MIC2BIAS circuit (MC2B and MC2IN pins) in the 900841. A basic detection that there is an accessory attached to the system is enabled even when MIC2BIAS is off (MIC2BIAS=0) in order to save system power. After a first detection is made, the firmware must enable MIC2BIAS in order to detect what kind of accessory or to detect between long or short button switches.

Figure 73. Connection of Audio Accessory Plug to SC900841 Pins

[Figure 73](#page-146-0) show the connection of an audio accessory plug to the 900841 audio pins.

There are four audio interrupts to distinguish between a headphone, a headset (cellular headset with a microphone), and push-to-talk (PPT) button switch press:

HPDET

- \cdot If MIC2BIAS = 0 : Accessory Attached
- \cdot If MIC2BIAS = 1 : Headphone Inserted/Removed
- \cdot Detect a 0.4 V threshold in MC2IN when a headphone is inserted / removed
- Interrupt mask bit: MHPDET (1=masked, 0=unmasked)

HSDET = Headset Inserted/Removed

- Detect current drawing in MC2B pin when headset is inserted/removed
- Interrupt mask bit: MHSDET (1=masked, 0=unmasked)

SWMPINT = Momentary Button Press

- Detect a short button press of \leq 2.0 s in headset button.
- Interrupt is set after the button is released
- Interrupt mask bit: MSWMPINT (1=masked, 0=unmasked)

SWLPINT = Long Button Press

- \cdot Detect a long button press of > 2.0 s in headset button
- Interrupt is set after the button is released
- Interrupt mask bit: MSWLPINT (1=masked, 0=unmasked)

These four interrupts are Level 2 interrupts that when set will trigger the Level 1 AUX interrupt (MAUX interrupt mask). All the above interrupts must be unmasked (by writing '0' to its respective interrupt mask) to be enabled. A SPI read will clear these interrupts and allow the detection of a following interrupt.

It is important to point out that HSDET and HPDET interrupts are used for insertion and removal of an audio accessory. For example, if a headset is inserted to the audio jack, a HPDET interrupt will be set and that will trigger the AUX interrupt. After the firmware does a SPI read both HPDET and AUX these bits will be automatically cleared (0) by the PMIC. If the headphone is removed from the jack, HPDET will be set again to indicate that the headphone was removed.

The sequence of events below explains the flowchart in [Figure 74](#page-147-0) should be followed by software to process and to enable these audio interrupts.

HSDETEN and AUDIOFF spi bits must be both set to '1' to enable the audio accessory detection circuit. All external jack inputs are debounced by 30 Lms.

FUNCTIONAL DEVICE OPERATION *AUDIO*

HSDET EN = 1

- The insertion of an accessory in the headphone or headset jack when MIC2BIAS=0 will initially generate an HPDET interrupt independently if there is a headset or a headphone in the jack. The first HPDET interrupt means that an accessory was attached to the jack.
- The software must clear the first HPDET interrupt, and setup MIC2BIAS = 1 and AUDIOFF=0, according to the flowchart to be able to detect

between HSDET, HPDET, SWMPINT, and SWLPINT

• Once MIC2BIAS=1, the PMIC is able to detect all four accessory interrupts, depending on the load, voltage, or button press time. After the MIC2BIAS is enabled, a second occurrence of HPDET or HSDET means that the accessory was removed. These two interrupts are sensitive to both edges with a jack insertion or jack removal.

AUDIO REGISTERS AND BIT DESCRIPTIONS

Table 95. Audio Registers

900841

AUD3 (ADDR 0x182 - R/W - Default Value: 0x80)

900841

AUD4 (ADDR 0x183 - R/W - Default Value: 0x00)

FUNCTIONAL DEVICE OPERATION *AUDIO*

Table 95. Audio Registers

AUD10 (ADDR 0x189 - R/W - Default Value: 0x00)

LAMPVL	5:0	Left transmit amplifier volume control	
LAMPMUT	6	Left transmit amplifier signal mute	
		$x0 = Not$ muted	
		$x1 = Muted$	
LAMPSEL	$\overline{7}$	Left transmit amplifier input selection	
		$x0 = MC11N$	
		$x1 = RXINL$	
AUD11 (ADDR 0x18A - R/W - Default Value: 0x00)			
RAMPVL	5:0	Right transmit amplifier volume control	
RAMPMUT	6	Right transmit amplifier signal mute	
		$x0 = Not$ muted	
		$x1 =$ Muted	
RAMPSEL	$\overline{7}$	Right transmit amplifier input selection	
		$x0 = MC2IN$	
		$x1 = RXINR$	
AUD12 (ADDR 0x18B - R/W - Default Value: 0x00)			
MIC2PRE	1:0	Preamplifier gain MC2IN input	
MIC1PRE	3:2	Preamplifier gain MC1IN input	
HSDETEN	4	Headset or headphone detect through MC2B detect circuit	
		$x0 = Disabled$	
		$x1$ = Enabled	
MUXIN	5	MC1IN Mode select	
		$x0$ = Analog input	
		$x1 =$ Digital input	
PCM2RCH	6	Audio interface TX2 right channel selector	
		$x0 = ADC$ right	
		$x1$ = Digital microphone input	
PCM2LCH	$\overline{7}$	Audio interface TX2 left channel selector	
		$x0 = ADC$ left	
		$x1$ = Digital microphone input	
AUD13 (ADDR 0x18C - R/W - Default Value: 0x00)			

AUD14 (ADDR 0x18D - R/W - Default Value: 0x00)

AUD19 (ADDR 0x192 - R/W - Default Value: 0x00)

ADC SUBSYSTEM

Table 95. Audio Registers

AUD26 (ADDR 0x199 - R/W - Default Value: 0x00)

ADC SUBSYSTEM

CONVERTER CORE

The ADC core is a 10 bit converter. The ADC core and logic run at an internally generated frequency of approximately 1.33 MHz. If an ADC conversion is requested while the PLL was not active, it will automatically be enabled by the ADC. A 32.768 kHz equivalent time base is derived from the 2.0 MHz clock to time ADC events. The ADC is

supplied from VCORE. The ADC core has an integrated auto calibration circuit which reduces the offset and gain errors.

The ADC will be used for sensing the current through select voltage regulators, touch screen support, PMIC thermal sensor, battery voltage, battery current, battery temperature and for sampling the battery coulomb counter.

[Figure 75](#page-156-0) is a representation of the ADC block.

FUNCTIONAL DEVICE OPERATION *ADC SUBSYSTEM*

Figure 75. ADC Block Representation

INPUT SELECTOR

The ADC has 22 input channels selected through the ADSEL[4:0] bits in the ADCADDRx register. [Table 96](#page-156-1) gives an overview of the characteristics of each of these channels.

Table 96. ADC Inputs

ADC SUBSYSTEM

Table 96. ADC Inputs

Notes

31. Equivalent to -3.0 to +3.0 A of current with a 20 mOhm sense resistor

Some of the internal signals are first scaled to adapt the range to the input range of the ADC. Note that the 10 bit ADC core will convert over the entire scaled version of the input channel, so always from a 2.40 V full scale.

For some applications, an external resistor divider network may be used to scale down the voltage to be measured to the ADC input range. The source resistance presented by this may be greater than the maximum specified Rs, see ADC Section on **Table 3**. In that case, the readout value will be lower than expected due to the dynamic input impedance of the ADC converter. This readout error presents itself as a

gain error which can be compensated for by factory phasing. An alternative is to place a 100 nF bypass capacitor at the ADIN input concerned.

RESERVED CHANNELS POSSIBLE USAGE

Only 22 of the possible 32 ADC channels are currently associated with an specific function. The remaining channels are currently designated as reserved channels for future needs. [Table 97](#page-157-1) is a proposed usage for some of these channels for additional flexibility.

Table 97. Possible Reserved Channels Usage

FUNCTIONAL DEVICE OPERATION *ADC SUBSYSTEM*

Table 97. Possible Reserved Channels Usage

Notes

32. Equivalent to -3.0 to +3.0 A of current with a 100 mOhm sense resistor

Activating the prior channels to provide the signal specified occurs by asserting the following bits to 1. If the following bits are 0, then these channels are reserved:

- VPWRCON for channel 22
- CHRGICON for channel 24
- LICON for channel 25
- BATDETVCON for channel 26

CONTROL

The ADC block consists of a 5-bit wide, 32-entry register file, which stores the address of the analog input for sampling. The 10-bit result is then stored in a separate register file 10+1 bits wide and 32 entries deep.

In order to operate the ADC, it has to be enabled first by setting the ADEN bit high in the ADCCNTL1 register. When the register ADCCNTL1 ADSTRT bit is enabled, the PMIC will cycle through the 3 + 5 bit selector addresses in registers ADCADDRx. The high 3-bits control the touch screen bias FETs, as described in [Touch Screen Interface.](#page-161-0) The lower 5 bits address the ADC selector to connect one of 32 channels to the ADC. The result of the ADC conversion is stored into the result registers (ADCSNSx), along with the input gain setting (1 MSB). An address in the selector table of 0x1F designates the stop location of the selection loop. At which point the interrupt flag bit 0 (RND), which can be masked through the MRND bit in the MADCINT register, is set in register ADCINT, bit 1 of the INTERRUPT register (ADC) is set, and the external PMICINT signal is asserted, if bit 1 of the INTMASK register is clear. The ADC sleeps for 0 to 27 ms as set by ADC register ADCCNTL1 through the ADSLP[2:0] bits and then repeats the selector cycle. The new data overwrites the old in the result registers. At most, all 32 result registers will be filled within 15.625 ms (2048/32 = 1/64 Hz). The result registers will not be read until the RND flag is set.

DEDICATED CHANNELS READING

Two different LSB value settings are possible by using the LSBSEL bit in the FSLADCCNTL register. LSBSEL = 0 is the default setting. See **Table 98** for more information

Table 98. ADC LSB Settings

FUNCTIONAL DEVICE OPERATION *ADC SUBSYSTEM*

Table 98. ADC LSB Settings

Notes

33. Equivalent to -3.0 to +3.0 A of current with a 100 mOhm sense resistor

PMIC DIE TEMPERATURE

The die temperature can be read out on Channel 0 of the ADC. The relation between the read out code and temperature is given in **Table 99**.

Table 99. PMIC Die Temperature Voltage Reading

Parameter	Typical
Die Temperature Read Out Code at 25°C	1011000001
Temperature change per LSB	+0.4244 $^{\circ}$ C
Customer Defined LSB Value	1.0000 $^{\circ}$ C
Multiplier Value for Output Register	x2.36

CURRENT SENSING

The load current sourced by a select set of regulators can be measured and recorded by the ADC on channels 1 through 5. [Table 100](#page-159-2) shows a summary of these regulators, type, and their current ranges.

Table 100. Regulators Current Sensing

BATTERY VOLTAGE

The battery voltage is read at the VBAT pin at channel 6. The battery voltage is first scaled by subtracting 2.40 V in order to fit the input range of the ADC.

0 000 000 000 000 0.000 V 0.000 V

Table 101. Battery Voltage Reading Coding

BATTERY CURRENT

The current flowing out of and into the battery can be read via the ADC by monitoring the voltage drop across the sense resistor between the VBAT and ISNSBATN pins. The battery

Table 102. Battery Current Reading Coding

terminal voltage at VBAT and the voltage difference between VBAT and ISNSBATN are sampled simultaneously, but converted one after the other. This is done to efficiently perform the voltage and current reading at the same time.

The voltage difference between VBAT and ISNSBATN is first amplified to fit the ADC input range as V(VBAT - VISNSBATN)*20. Since battery current can flow in both directions, the conversion is read out in 2's complement format. Positive readings correspond to the current flow out of the battery, and negative readings to the current flowing into the battery.

The value of the sense resistor used, determines the accuracy of the result as well as the available conversion range. Note that excessively high values can impact the operating life of the system, due to extra voltage drop across the sense resistor.

CHARGER INPUT VOLTAGE

One of the spare options is to read the charger voltage measured at the RAWCHG pin at Channel 8. The charger voltage is first scaled in order to fit the input range of the ADC.

BATTERY THERMISTOR

Channel 9 is used to read out the battery pack thermistor. The thermistor will have to be biased with an external pull-up to a voltage rail greater than the ADC input range. In order to save current when the thermistor reading is not required, the thermistor is biased from VCORE through a cutoff switch connected to VNTC pin. A resistor divider network should assure the resulting voltage falls within the ADC input range.

GENERAL PURPOSE ANALOG INPUTS

There are twelve general purpose analog input channels that can be measured through the ADIN10-ADIN21 pins. Two voltage scaling (gain) settings can be selected to accommodate a wider range of inputs through the ADCCNTL3 and ADCCNTL4 registers. A gain of 0 sets a

corresponding scaling factor of 1 (for an input range of 2.0 V) and a gain of 1 sets a corresponding scaling factor of 10 (for an input range of 200 mV).

Table 104. General Purpose Analog Inputs Reading Coding

APPLICATION SUPPLY (IF USED)

Channel 22 can be used to read the application supply voltage at the VPWR pin. This can be enabled by setting the VPWRCON bit in the FSLADCCNTL register high. The battery voltage is first scaled as VPWR/2 in order to fit the input range of the ADC.

FUNCTIONAL DEVICE OPERATION *ADC SUBSYSTEM*

Table 105. Application Supply Voltage Reading Coding

CHARGER CURRENT (IF USED)

Channel 24 can be used to read the charge current by monitoring the voltage drop over the charge current sense resistor. This can be enabled by setting the CHRGICON bit in the FSLADCCNTL register to 1. This resistor is connected between the ISNSBATP and ISNSBATN pins. The voltage difference is first amplified to fit the ADC input range as V(VISNSBATP-VISNSBATN)*4. The conversion is read out in a 2's complement format, see [Table 106](#page-161-1). The positive reading corresponds to the current flow from charger to battery, the negative reading to the current flowing into the charger terminal.

The value of the sense resistor used determines not only the accuracy of the result as well as the available conversion range, but also the charge current levels. It is therefore advised not to select another value other than those suggested in the ADC section of [Table 3](#page-3-0).

Table 106. Charger Current Reading Coding

BACKUP VOLTAGE (IF USED)

Channel 25 can be used to read the voltage of the coin cell connected to the COINCELL. This is enabled by setting the

LICON bit in the FSLADCCNTL register to 1. Since the voltage range of the coin cell exceeds the input voltage range of the ADC, the COINCELL voltage is first scaled as $V_{\text{COIN}}^{\star}2/3$.

BATTERY DETECT (IF USED)

When a phone is on and supplied by the charger, SIM removal has to be detected to avoid fraudulent use of the phone. An easy way of doing so is to place the SIM card holder under the battery pack and perform a battery thermistor presence check. When the thermistor terminal becomes highimpedance, the battery is considered being removed. This detection function can be available at Channel 26 of the ADC by setting the BATDETVCON bit in the FSLADCCNTL register to 1. When not charging, the SIM removal function is not required to operate. Although the additional current drain due to the battery detect function is small, it is advised to disable the function when not charging to save this current.

TOUCH SCREEN INTERFACE

The PMIC touch screen support consists of four analog input channels with built in bias control. The BIAS FET control bits are part of the ADC round robin address register ADCADDRx. The touch screen X plate is connected to ADIN10 (X+) and ADIN11 (X-), while the Y plate is connected to ADIN12(Y+) and ADIN13(Y-). A local supply, TSREF, of 1.2 V will serve as a reference.

The system processor will handle the touch screen sequencing and any necessary conversion delays. The system processor will direct the desired bias control for every reading though the ADCADDRx registers. If FET biasing is enabled though the ADCADDRx registers, then touch screen readings will start according based on the channels chosen, and also by the ADCADDRx registers. If the touch screen is not used, then the above inputs can be used as general purpose inputs. In this case, the bias control will always be programmed to no bias.

[Figure 76](#page-162-0) is a touch screen representation.

Figure 76. Touch Screen Configuration Example

Touch Screen Pen detection bias can be enabled via the PENDETEN bit in the ADCCNTL1 register. When this bit is enabled and a pen touch is detected, the PENDET bit in register ADCINT is set and the PMICINT pin is asserted. This is to interrupt the system, because a touch screen pen touch has been detected at the next ADC cycle, unless the interrupt is masked.

The prior reference for the touch screen (Touch Bias) is TSREF and is powered from VCORE. In touch screen operation, TSREF is a dedicated regulator. No loads other than the touch screen should be connected here. When the ADC performs non touch screen conversions, the ADC does not rely on TSREF and the reference can be disabled.

The readouts are designed such that the on chip switch resistances are of no influence to the overall readout. The readout scheme does not account for contact resistances, as present in the touch screen connectors. Therefore, the touch screen readings have to be calibrated by the user or in the factory, where one has to point with a stylus to the opposite corners of the screen. When reading out the X-coordinate, the 10-bit ADC reading represents a 10-bit coordinate with '0' for a coordinate equal to X- and full scale '1023' when equal to X+. When reading out the Y-coordinate, the 10-bit ADC reading represents a 10-bit coordinate with '0' for a coordinate equal to Y- and full scale '1023' when equal to Y+. When reading the contact resistance the 10-bit ADC reading represents the voltage drop over the contact resistance created by the known current source multiplied by 2.

Table 108. Touch Screen System Requirements

BATTERY COULOMB COUNTER

OVERVIEW

The current into and from the battery can be read out through the general purpose ADC as a voltage drop over the RCC sense resistor, see [Figure 77.](#page-163-0) Together with the battery voltage reading, the battery capacity can be estimated. More accurate battery capacity estimation can be obtained by using the integrated Coulomb Counter.

The Coulomb Counter (or CC) monitors the current flowing in/out of the battery by integrating the voltage drop across the battery current sense resistor RCC, followed by an A to D conversion. The result of the A to D conversion is used to increase/decrease the contents of an internal counter CCOUT[15:0]. This counter can be read out by software on

ADC SUBSYSTEM

two registers each with 8 bits of data, CCACCH[7:0] representing the CC reading high 8-bits, and CCACCL[7:0] representing the CC reading low 8-bits. The primary coulomb count that is made available to the host firmware through the SPI interface, using the above mentioned two registers. A 2s complement 16-bit value in which a negative sign bit, means the battery is discharging. A positive sign bit means the battery is charging, and the magnitude of the value represents the state of the battery charge, i.e., how much charge remains. The unmodified coulomb count, CCOUT[15:0] is also made available through the SPI interface, and registers RAWCCH and RAWCCL for the 8 high and 8 low bits of the 16-bit data. These two registers reside in the Freescale dedicated space. These can also be used for applications that do not require the 2s complement format.

This function will require a 100 nF output capacitor to perform a first order filtering of the signal across RCC. Due to the sampling of the A to D converter and the filtering applied, the longer the software waits before retrieving the information

from the CC, the higher the accuracy. The capacitor will be connected between the pins CFP and CFM, see [Figure 77](#page-163-0).

In the existing Freescale IP, the CCOUT counter is 16 bits. This counter is preferably reflecting 1 Coulomb per LSB. As a reminder, 1.0 Coulomb is the equivalent of 1.0 Ampere during 1.0 second, so a current of 20 mA during 1.0 hour is equivalent to 72 C. However, since the resolution is much finer than 1.0 C (LSB of 366.2 µC), the internal counts must first be rescaled. This can be done by setting the internal ONEC[14:0] bits. The CCOUT[15:0] counter is then increased by 1 with every ONEC[14:0] counts of the A to D converter. ONEC[14:0] = 2731 DEC yields 1C (2731*366.2 µC) count for CCOUT[15:0] with RCC=20 mOhm. For the current implementation, CCOUT[15:0] is desired to have an LSB of 10 mC. To achieve this, the ONEC register is set internally to 26 DEC yielding 10 mC count per LSB. The ONEC can be modified through the SPI in the Freescale dedicated space, using the ONECLREG and ONECHREG registers

Figure 77. Coulomb Counter Block diagram

At initial power-up, all the digital portions of the CC will be reset to their default values. The ONEC[14:0] will be programmed to the value of 26 DEC by default. The next step is to reset the CC by setting the CCCLEAR bit in the ADCCNTL1 register. The CCCLEAR is automatically cleared by the PMIC. Finally, the CC will always be running and counting the battery charge, and recording the reading in the CCOUT[15:0] register for as long as the CCEN bit in the ADCCNTL1 register is asserted. Unless the CC has no power or is in reset, the count will continue.

CCOUT[15]=1 indicates that the battery is discharging, while CCOUT[15]=0 indicates it is charging. When the CC count has reached 50% of full value (CCOUT[14] = 1), the OVERFLOW bit in register ADCINT is set and the PMICINT pin is asserted, unless the interrupt is masked, in order to interrupt the system from reading the value of the CC at the next ADC cycle. The interrupt service routine for the

OVERFLOW interrupt will clear the first 15 bits of the CCADCA register (0-14), and counting will continue. The CCADCA register is never expected to reach 0x7FFF or 0xFFFF (bits 0-14 being all 1's). Note that if the battery is discharging, bit 15 will not be cleared after the OVERFLOW interrupt.

The digital portion of the CC is by default permanently corrected for offset and gain errors. Digital calibration can be disabled by setting the CCCALDB bit in register CCREG to 1.

Redundant control bits STARTCC and RSTCC are also provided in the CCCREG register in the Freescale dedicated space, so the user has the option to perform all coulomb counter controls using the coulomb counter registers, instead of using the GPADC registers. The coulomb counter enable is a logical OR of CCEN and STARTCC, and the coulomb counter reset is a logical OR of CCCLEAR and RSTCC. The user must take note of this to avoid uncertainty of whether the

coulomb counter is enabled, or in reset. Note that there is no way to preset the CCOUT counter to an arbitrary value - only to all zeros. Fuel gauging software must account for this reset condition, which corresponds to a fully discharged battery.

The coulomb counter block also includes a dithering circuit that can be enabled through the CCDITHER bit in the CCCREG register, to reduce spurious tones in the frequency spectrum of the coulomb count values. The circuit performs a random dithering of the integration period by +/- one cycle of the 32 kHz sampling clock. The dither signal is a pseudorandom bit pattern generated by a linear feedback shift register (LFSR).

For analog offset calibration, the coulomb counter block includes an input that is driven by the CCCALA bit in the CCCREG register. When this bit is set, the input terminals of the ADC's integrator are shorted together, and the current sense resistor is disconnected. The user may integrate for as short or as long a period as desired, using any particular value of ONEC, to determine the rate at which the integrator is changing with zero input signal. From this, the DC offset can be calculated and subtracted from future Coulomb count values by the fuel gauging software.

The block also contains fault detection logic, which sets the CCFAULT bit in the CCCREG register, if the CCOUT counter overflows during charging - i.e., if the CCOUT count exceeds the maximum positive 15-bit value (32767) and causes a carry to the sign bit. This should not occur if the ONEC value is set appropriately for the total mAh of the battery (typically it is set to represent 1.0 C), due to the very large dynamic range of the Coulomb counter. If, however, a small ONEC value is set - representing much less than 1.0 C, the CCOUT counter may not have enough dynamic range to accommodate the total number of Coulombs of battery capacity, and the CCFAULT bit will be set. Note that CCFAULT does not cause an interrupt. It is simply a status bit that may be read at any time by the system firmware.

The block also includes a CCINVERT bit in the CCCREG register that allows the sense of coulomb counting to be reversed, so that negative values represent charging and positive values represent discharging.

ADC STATUS/CONTROL REGISTERS AND BIT DESCRIPTION

Reference the **Table 109** for read/write conditions and default state for each of these registers

Table 109. ADC Interrupt/Mask Registers Structure and Bits Description

Reserved 7:3 Reserved

x0 = Unmask $x1 = Mask$

Table 110. ADC Control Registers Structure and Bits Description

900841

Table 110. ADC Control Registers Structure and Bits Description

Table 111. ADC Channel Selector/Configuration Structure and bit Description

ADCSNSxL (x = 0 to 31)

ADCADDRX (X = 0 TO 31)

Table 111. ADC Channel Selector/Configuration Structure and bit Description

ADC STATUS/CONTROL REGISTERS AND BIT DESCRIPTION

Table 112. Extended ADC Control Register Structure and Bits Description

CCCREG (ADDR 0x1DF - R/W -Default Value: 0x00)

Table 112. Extended ADC Control Register Structure and Bits Description

GPIOS

DESCRIPTION

The 900841 has eight GPIOs, four GPOSWs for platform switches, and eight GPOs for platform control.

As outputs, the GPIOs and GPOSWs shall support CMOS/ OD signaling levels, based on the voltage level on the GPIOVCC and GPOSWVCC. The GPOs shall support CMOS signaling levels, based on the voltage level on the GPOVCC pin. As inputs, they need to be 3.6 V tolerant and should be de-bounced for a period of no more than 10 ms minimum.

The 900841 will provide one bank of eight configurable GPIO inputs/outputs, GPIO[7:0] for general purpose sensing and platform control. Only GPIOs support an input function.

The PMIC shall provide one bank of four GPOSW outputs, whose primary function will be to serve as gating signals for discrete platform VR switches.

GPOSW outputs vary from GPIOs in an important way. They are designed to support dynamic gating of sub-circuits from a main well or always on supply, and therefore require additional attention when switching. Specifically, GPOSWs must implement slew rate control to prevent dangerously high instantaneous inrush currents to previously isolated rails. For

CMOS configured outputs, slew rate control will be specified in terms of output resistance at the GPOSW output pin. When operating as an open drain output, the slew rate specification is the same, but will be interpreted assuming an externally connected 100 kΩ (±1%) pull-up resistance.

Both GPIOs and GPOSWs are expected to switch between a high-impedance (>1.0 M Ω) state and a lowimpedance (20 Ω nominal) state when operating in open drain mode. When operating in CMOS mode, the outputs are expected to drive from the voltage supplied on the GPIOVCC pin with a 20 Ω output drive capability (for GPIOs) or GPOSWVCC pin (for GPOSWs).

The electrical characteristics of the output buffer will therefore be specified as relative percentages of the driving supply.

Any unused GPIO pin should be tied to ground on the board.

When any GPIO or GPOSW pin is configured as an open drain, the pull-up voltage cannot exceed that of the GPIOVCC and GPOSWVCC voltage level respectively.

[Table 113](#page-168-0) shows the default state of the different GPIOs and their capabilities.

Table 113. GPIOs Capabilities and Default States

Table 113. GPIOs Capabilities and Default States

GPIO/GPOSW MODULE STRUCTURE

[Figure 78](#page-169-0) and [Figure 79](#page-170-0) illustrate the logical structure of the GPIOx and GPOSWx modules.

 Figure 78. GPIO Module Structure

Figure 79. GPOSW Module Structure

GPOSW REQUIREMENTS

GPOSWs are recommended to be CMOS type outputs to utilize fully internal slew rate control, which is achieved through varying the output resistance.

GPOSWs are powered from GPOSWVCC.

When configured as an open drain, the slew rate specification is the same, but will be interpreted, assuming an externally connected 100 kΩ (±1%) pull-up resistance. See [Figure 80](#page-170-1)

 Figure 80. PFET GPOSW Schematics with Slew Rate Control

GPIO/GPOSW STATUS/CONTROL REGISTERS AND BIT DESCRIPTION

Each individual GPIO and GPOSW module shall have a single 8-bit status and control register assigned to it. See [Table 114](#page-171-0) for details.

The "x" in the bit names in the tables is from 0 to 7 for the GPIOs and 0 to 3 for the GPOSWs.

Table 114. GPIO/GPOSW Register Structure and Bits Description

Table 114. GPIO/GPOSW Register Structure and Bits Description

GPOSWCTLx (x = 0 to 3)

Notes

34. See GPIOs electrical characteristics on [Table 3](#page-3-0)

35. An unintended interrupt is caused if interrupt settings are reconfigured in the middle of an application, e.g. re-setting interrupt detection from detecting an interrupt on both edges to an interrupt on the rising edge. To mask any unwanted interrupt, change the GPIO interrupt detection to the new configuration, then clear Level 1 and level 2 interrupts. Finally unmask the GPIO Interrupt.

Table 115. GPO Register Structure and Bits Description

Table 115. GPO Register Structure and Bits Description

SPI REGISTER MAP

OVERVIEW

The SPI frame is organized as 24 bits. The first 16 bits is the write enable bit, 10-bit address and 5 "dead" bits between the data and address fields. The next 8 bits are the data bits. The one write enable bit selects whether the SPI transaction is a read or a write.

The addressable register map spans 1024 registers of 8 data bits each. The map is not fully populated. A summarized structure of the register set is given in the following tables. Expanded bit descriptions are included in the individual functional sections for application guidance.

SPI BIT MAP

The tables include the following fields:

- Block: This corresponds directly to the chapter, section or topic in which the detailed register description is included.
- Address: The register memory map address allocation in HEX format
- Register Name
- R/W: Defines if the register is a Read/Write register or only a Read register
- D7-D0: The 8-bit data included in the register with each bit's name and location within the field included
- Initial: The register's default value after power up
- Function: A short description of the register's function Some important notes about data in the table:
- Reserved registers/bits are not implemented in the design and they will always read as a 0
- Registers under the "FSL" block are Freescale dedicated registers and are not defined in the customer specifications. These registers represent additional functionality that Freescale is offering to enhance the performance of the overall system
- Registers under the "VD2" and "VD3" blocks are blocked from being used by Freescale
- The table only displays up to address 0x2FF. Address space between 0x300 and 0x3FF is reserved for future application use. Freescale is currently using the 0x300 to 0x3FF space for test and debug register implementation. This will not effect the application or any future use plans for this address space. The details of this space implementation are not discussed in this document.

Table 116. SPI Register Map

900841

Table 116. SPI Register Map

900841

Table 116. SPI Register Map

900841

FUNCTIONAL DEVICE OPERATION *SPI REGISTER MAP*

Table 116. SPI Register Map

FUNCTIONAL DEVICE OPERATION *SPI REGISTER MAP*

Table 116. SPI Register Map

FUNCTIONAL DEVICE OPERATION *SPI REGISTER MAP*

Table 116. SPI Register Map

Table 116. SPI Register Map

HARDWARE DESIGN CONSIDERATIONS

EXTERNAL COMPONENT REQUIREMENT

Table 117. External Components BOM

900841

Table 117. External Components BOM

Table 117. External Components BOM

Table 117. External Components BOM

Freescale does not assume liability, endorse, or warrant components from external manufacturers that are referenced in circuit drawings or tables. While Freescale offers component recommendations in this configuration, it is the customer's responsibility to validate their application.

PACKAGING

PACKAGE DIMENSIONS

For the most current package revision, visit **www.freescale.com** and perform a keyword search using the "98A" listed below.

VK SUFFIX 338-PIN 98ASA10841D REVISION 0

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

 $\sqrt{3}$ MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.

DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS. $\big/$ 4. $\big\backslash$

PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

VK SUFFIX 338-PIN 98ASA10841D REVISION 0

PACKAGE MECHANICAL OUTLINE DRAWING

The package style is an 11x11 fine interstitial pitch, thin profile PBGA. The package has a semi populated matrix that includes 338 balls. The ball count includes 322 assigned signal pins and four sets of 4 corner balls.

PACKAGE ASSEMBLY RECOMENDATIONS

For improved protection against mechanical shock,

Freescale recommends applying corner glue to the mounted SC900841 BGA package. This corner glue application is described in the AN3954 - "PCB Layout Guidelines for SC900841 and SCCSP900842 application note.

Freescale's preferred material for the corner glue application is the Loctite 3128 board level adhesive applied at a 0° or 45° dispense angle in a continuous motion and with the fillet length extended to a minimum of 3 ball rows and columns at each corner.

REVISION HISTORY

How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. **Headquarters** ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800-441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc., 2011. All rights reserved.

SC900841 Rev. 2.0 2/2011