

High-Speed CMOS Logic

The RCA-CD54/74HC/HCT160, 161, 162, and 163 devices are presettable synchronous counters that feature look-ahead carry logic for use in high-speed counting applications. The CD54/74HC/HCT160 and 161 are asynchronous reset decade and binary counters, respectively; the CD54/74HC/HCT162 and 163 devices are decade and binary counters, respectively and are reset synchronously with the clock. Counting and parallel presetting are both accomplished synchronously with the negative-to-positive transition of the clock.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.


The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

File Number 1550

CD54/74HC/HCT160, CD54/74HC/HCT161 CD54/74HC/HCT162, CD54/74HC/HCT163

High-Speed CMOS Logic

FUNCTIONAL DIAGRAM



Presettable Counters

CD54/74HC/HCT160 BCD Decade Counter, Asynchronous Reset CD54/74HC/HCT161 4-Bit Binary Counter, Asynchronous Reset CD54/74HC/HCT162 BCD Decade Counter, Synchronous Reset CD54/74HC/HCT163 4-Bit Binary Counter, Synchronous Reset

Type Features:

- Synchronous Counting and Loading
- Two Count Enable Inputs for n-Bit Cascading
- Asynchronous Reset (CD54/74HC/HCT160, 161)
- Synchronous Reset (CD54/74HC/HCT162, 163)
- Look-Ahead Carry for High-Speed Counting

The RCA-CD54/74HC/HCT160, 161, 162, and 163 devices are presettable synchronous counters that feature lookahead carry logic for use in high-speed counting applications. The CD54/74HC/HCT160 and 161 are asynchronous reset decade and binary counters, respectively; the CD54/74HC/HCT162 and 163 devices are decade and binary counters, respectively and are reset synchronously with the clock. Counting and parallel presetting are both accomplished synchronously with the negative-to-positive transition of the clock.

A low level on the synchronous parallel enable input, \overline{SPE} , disables the counting operation and allows data at the P0 to P3 inputs to be loaded into the counter (provided that the setup and hold requirements for \overline{SPE} are met).

All counters are reset with a low level on the Master Reset input, MR. In the CD54/74HC/HC7162 and 163 counters (synchronous reset types), the requirements for setup and hold time with respect to the clock must be met.

Two count enables, PE and TE, in each counter are provided for n-bit cascading. In all counters reset action occurs regardless of the level of the SPE, PE and TE inputs (and the clock input, CP, in the CD54/74HC/HCT160 and 161 types)


If a decade counter is preset to an illegal state or assumes an illegal state when power is applied, it will return to the normal sequence in one count as shown in state diagram.

The look-ahead carry feature simplifies serial cascading of the counters. Both count enable inputs (PE and TE) must be high to count. The TE input is gated with the Q outputs of all four stages so that at the maximum count the terminal count (TC) output goes high for one clock period. This TC pulse is used to enable the next cascaded stage.

The CD54HC160 through 163 and the CD54HCT160 through 163 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC160 through 163 and the CD74HCT160 through 163 are supplied in 16-lead dual-in-line plastic packages (E suffix), and in 16-lead dual-in-surface mount plastic packages (M suffix). All types are also supplied in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range): Standard Outputs - 10 LSTTL Loads Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range: CD74HC/HCT: -40 to +85° C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types: 2 to 6 V Operation High Noise Immunity: N_{IL} = 30%, N_{IH} = 30% of V_{CC}, @ V_{CC} = 5 V
- CD54HCT/CD74HCT Types: 4.5 to 5.5 V Operation Direct LSTTL Input Logic Compatibility V_{IL} = 0.8 V Max., V_{IH} = 2 V Min. CMOS Input Compatibility I_I ≤ 1 μA @ V_{OL}, V_{OH}



TERMINAL ASSIGNMENT

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V _{CC}): (Voltages referenced to ground)	$<$ -0.5 V OR V $_{ m i}$ $>$ V $_{ m cc}$ +0.5 V $_{ m i}$. V $_{ m c}$ $<$ -0.5 V OR V $_{ m o}$ $>$ V $_{ m cc}$ +0.5	V)	±20 mA
DC Vac OR GROUND CURRENT, (Icc): POWER DISSIPATION PER PACKAGE (Pb):	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	•••••	±50 mA
For T _A = -40 to +60°C (PACKAGE TYPE E)	1		500 mW
For $T_A = +60$ to $+85^{\circ}$ C (PACKAGE TYPE E)		Derate Linearly at 8 mW/°C to 300 mW
For $T_A = -55$ to +100° C (PACKAGE TYPE I	F, H)		500 mW
For T _A = +100 to +125°C (PACKAGE TYPE	F, H)	,	Derate Linearly at 8 mW/°C to 300 mW
For T _A = -40 to +70°C (PACKAGE TYPE	M)	**********************	400 mW
For TA = +70 to +125°C (PACKAGE TYPE	EМ)		Derate Linearly at 6 mW/°C to 70 mW
OPERATING-TEMPERATURE RANGE (TA):			201210 2barry at 5 111117 6 10 70 11111
PACKAGE TYPE F, H			-55 to +125° C
PACKAGE TYPE E, M			-40 to +85° C
STORAGE TEMPERATURE (Tsig)			-65 to +150°C
LEAD TEMPERATURE (DURING SOLDER			03 10 1 130 0
At distance $1/16 \pm 1/32$ in, $(1.59 \pm 0.79 \text{ m})$	•		+265° C
Unit inserted into a PC Board (min. thick	*		
with solder contacting lead tips only			+300° C
P0 Q3	PI Q4	P2 O5	P3 Q6





Fig. 1 - Logic diagram for the CD54/74HC/HCT160 and 162



NOTE: ILLEGAL STATES IN BCD COUNTERS CORRECTED IN ONE COUNT.

9205-4025981




Fig. 2 - Logic diagram for the CD54/74HC/HCT161 and 163.

MODE SELECT - FUNCTION TABLE, 160, 161

		INPUTS									
OPERATING MODE	MR	СР	PE	TE	SPE	P _n	Q _n	TC			
Reset (Clear)	L	х	×	×	Х	×	L	L			
	н		х	х	1	1	L	L			
Parallel Load	н		×	×		h_	н	(a)			
Count	н		h	h	h(c)	х	count	(a)			
	н	х	I(p)	×	h(c)	х	q _n	(a)			
Inhibit	н	х	x	l(p)	h(c)	×	q _n	L			

MODE SELECT - FUNCTION TABLE, 162, 163

		OUT	PUTS					
OPERATING MODE	MR	CP	PE	TE	SPE	Pn	Q _n	тс
Reset (Clear)	1		×	х	х	Х	L	L
5	h(f)		x	х	1	ı	L	L
Parallel Load	h(f)		×	x	ı	h	н	(d)
Count	h(f)		h	h	h(f)	х	count	(d)
	h(f)	х	ı(e)	х	h(f)	х	q _n	(d)
Inhibit	h(f)	x	×	ı(e)	h(f)	×	q _n	L

H = HIGH voltage level steady state.

- h = HIGH voltage level one setup time prior to the LOW-to-HIGH clock transition.
- I = LOW voltage level one setup time prior to the LOW-to-HIGH clock transition.
- X = Don't care.
- q = Lower case letters indicate the state of the referenced output prior to the LOW-to-HIGH clock transition.
- = LOW-to-HIGH clock transition.

NOTES

- (a) The TC output is HIGH when TE is HIGH and the counter is at Terminal Count (HHHH for 161 and HLLH for 160).
- (b) The HIGH-to-LOW transition of PE or TE on the 54/74161 and 54/74160 should only occur while CP is HIGH for conventional operation.
- (c) The LOW-to-HIGH transition of SPE on the 54/74161 and 54/74160 should only occur while CP is HIGH for conventional operation.
- (d) The TC output is HIGH when TE is HIGH and the counter is at Terminal Count (HLLH for 162 and HHHH for 163).
- (e) The HIGH-to-LOW transition of PE or TE on the 54/74163 should only occur while CP is HIGH for conventional operation.
- (f) The LOW-to-HIGH transition of SPE or MR on the 54/74163 should only occur while CP is HIGH for conventional operation.

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIA	LIMITE	
CHARACTERISTIC	MIN.	MAX.	UNITS
Supply-Voltage Range (For T _A = Full Package Temperature Range) V _{CC} :*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V _I , V _O	0	Vcc	V
Operating Temperature T _A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, tr, tr			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

^{*}Unless otherwise specified, all voltages are referenced to Ground.

L = LOW voltage level steady state.

STATIC ELECTRICAL CHARACTERISTICS

			CD74HC160-163/CD54HC160-163												CD74HCT160-163/CD54HCT160-163										
AUA 3 A G 3 T 3 1 A			TEST IDITIONS			IC/54I ERIES		741 SER		54) SER		TEST CONDITIONS						ł		74HCT/54HCT SERIES		74HCT SERIES		ICT	
CHARACTERIS	nc	٧,	lo mA	Vcc	,	25°C	:	-40 +85		-5: +12!		V. V	Vcc	,	+25°C		+25°C		ł	0/ 6° C		5/ 5° C	UNITS		
			ma 	*	Min	Тур	Max	Min	Max	Min	Max	v	V	Min	Тур	Max	Min	Max	Min	Max					
High-Level	,			2	1.5			1.5	1	1.5	-		4.5												
Input Voltage	VIH			4.5	3.15			3.15	-	3.15		-	to	2		_	2	-	2	-	V				
				6	4.2	_	_	4.2	_	4.2	-		5.5												
Low-Level				2		-	0.5		0.5		0.5		4.5		}				}						
Input Voltage	V _n			4.5	_		1.35		1.35		1.35	_	to	-		0.8		0.8	-	0.8	17				
				6	_	_	1.8	_	1.8	_	1.8		5.5												
High-Level		ViL		2	1.9		_	1.9	_	1.9		VIL]			}	[
Output Voitage	V _{OH}	or	-0.02	4.5	4.4			4.4	_	4.4		or	4.5	4.4			4.4	-	4.4		v				
CMOS Loads		ViH	L	6	5.9			5.9	_	5.9	_	VIII						<u> </u>		L	Ĺ				
		VIL			_							٧ĸ													
TTL Loads		or	-4	4.5	3.98		_	3.84	_	3.7	_	or	4.5	3.98		-	3.84	-	3.7	-	v				
		VIH	-5.2	6	5.48			5.34		5.2	_	Vin		<u> </u>	<u> </u>	L	L		_						
Low-Level		Vic		2		_	0.1	_	0.1		0.1	٧ιζ						}							
Output Voltage	Vor	or	0.02	4.5		_	0.1	_	0.1		0.1	or	4.5	-	-	0.1	-	0.1	-	0.1	v				
CMOS Loads		V _{IH}		6	_		0.1	_	0.1	~	0.1	VIH				Ĺ			L						
		VIL										V _{IC}		}	[{								
TTL Loads		or	4	4.5	_	-	0.26	_	0.33		0.4	or	4.5	-	-	0.26	-	0.33	-	0.4	v				
		Vін	5.2	6	_		0.26	_	0.33	-	0.4	V ₄₄		<u> </u>			L								
input Leakage		Vcc										Any Voltage													
Current	l _t	or		6	-	-	±0.1		[±1	-	±1	Between	5.5	-	-	±0.1	-	±1	-	±1	μΑ				
		Gnd							l .			V _{cc} and Gnd			l										
Quiescent		Vcc										Vcc													
Device		or	0	6	-	-	8		80	-	160	or	5.5	-	-	8	-	80	-	160	μA				
Current	lcc	Gnd										Gnd					1								
Quiescent Device Current per input pin: 1 unit load	Δlcc*											V _{cc} -2.1	4.5 to 5.5	_	100	360	-	450	-	490	μΑ				

*For dual-supply systems theoretical worst case (V_1 = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads *
P0-P3	0.25
PE	0.65
СР	1.05
MR	0.8
SPE	0.5
TE	1.05

*Unit load is Δl_{CC} limit specified in Static Characteristic Chart, e.g., 360 μ A max. @ 25° C.

	_			_
To	~hı	nine	ы п	ata

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_r , t_r = 6 ns)

CHARACTERISTIC	SYMBOL	CL	TYP	ICAL	UNITS
CHARACTERISTIC	SIMBUL	(pF)	54/74HC	54/74HCT	UNIIS
Propagation Delay CP to TC	tpHL	15	15	18	ns
CP to Qn	t _{PLH}	15	15	16	ns
TE to TC		15	9	13	ns
MR to Qn (160, 161)	t _{PHL}	15	18	21	ns
Power Dissipation Capacitance *	CPD	_	60	63	pF

^{*} CPD is used to determine the dynamic power consumption, per package.

C_L = output load capacitance. V_{CC} = supply voltage.

-					-		LIM	IITS						
	TEST		25	°C		-4	0°C to	+85°	C	-5	5°C to	+125	°C	
CHARACTERISTIC	CONDITIONS	нс		н	нст		нс	74F	ICT	54	нс	541	ICT	UNITS
	V _{cc}	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
	2	6	T —	_	1-	5	-		_	4	_	_	-	
Max. CP Freq. * fmax	4.5	30	-	30		24	-	24	-	20	_	20		MHz
	6	35			 -	28	<u> </u>			24	_			ļ
	2	80	-	ļ —	-	100	-	-	-	120	_	<u> </u>		l
CP Width (Low) twill	· 1	16	-	16	-	20	-	20	-	24		24	~	ns
	6	14	<u> </u>	 	<u> </u>	17		 _	<u> </u>	20	<u> </u>	1=	├ ─	
	2	100	-		-	125			-	150	-	-		
MR Pulse Width tw	4.5	20		20		25	_	25	-	30	-	30		ns
160, 161	6	17	<u> </u>	↓ =	 - -	21		- -		26	+=		-	
	2	60	1 -		-	75	-	-	_	90			_	
Setup Time tsu		12	-	10	_	15	-	13	-	18	-	15	~	ns
Pn to CP	6	10	_	 -	+=	13 65	-	-	 -	15 75	-	Η_	-	
0.4 - 7	2	50	_	13	_	13	_	16	_	15	_	20	_	ns
Setup Time tsu	1	10	l			11	_		_	13	1		_	113
PE or TE to CP	6 2	<u> </u>	+=	⊨		75	╁═╴	=	_	90	=	+=-	Η_	
Outros Timos		60	_	12	_	15	-	15	_	18		18	_	ns
Setup Time tsu SPE to CP	6	10	_		_	13				15			_	113
SPE to CP	2	65	+=	$+\equiv$	╁═╴	80	├	╁═	 _	100	+=		1-	1
Setup Time t _{SU}		13	_	13		16		16		20		20		ns
Setup Time t _{SU} MR to CP (162, 163)	6	11	_	-	_	14		_		17	1_			113
WIN 10 CF (102, 103)	2	3	-	+=	+	3		†_	+_	3	+=	+_ -	Τ	
Hold Time t _H	1	3	_	5	_	3		5	l	3	_	5	_	ns
Pn to CP	6	3	1_	_	_	3		_	l _	3	_	_		
FII TO OF	2	10	+_	-	+	T o	 _ 	-		0	+=		 	
Hold Time t _H	_	lő	l _	3		o	_	3	_	0	1_	3	_	ns
TE or PE to CP	6	١٥	_	_	_	0		_	i —	0	_	 		1
120.1200.	2	3	1=	1=	+_	3		1-	_	3		_	_	
Hold Time 160, t _H		3	_	3		3	_	3	_	3	_	3	_	ns
SPE to CP 162	6	3	_	_		3	l —		_	3	-	-		
	2	0	1 -	1-	T-	0	_	-	T -	0	1-	T	T =	T
161, t _H	1	0	_	3	1 —	0	-	3		0	-	3	-	ns
163	6	0	_	-	1 —	0	-	_	1-	0	_	<u> -</u> _	<u>l</u> -	1
	2	75	_	_	T —	95		_	-	110	1-	_		
Recovery Time 160 t _{RE}	c 4.5	15	_	15	_	19	-	19	_	22	-	22		ns
MR to CP 161	6	13	_	1 —	_	16	l —	-	_	19	-	—	-	1

^{*} Applies to non-cascaded operation only. With cascaded counters clock to terminal count propagation delays, count enables (PE or TE)-to-clock set-up times, and count enables (PE or TE)-to-clock hold times determine max. clock frequency. For example with these HC devices:

≈ 21 MHz (min.) fmax (CP) =_

CP-to-TC prop. delay + TE-to-CP setup + TE-to-CP Hold

37 + 10 + 0

 $P_D = C_{PD} V_{CC}^2 f_1 + \sum (C_L V_{CC}^2 f_0)$ where: $f_1 = input$ frequency. $f_0 = output$ frequency.

SWITCHING CHARACTERISTICS (CL = 50 pF, input t, t = 6 ns)

								LIN	IITS						
CHARACTERISTI	OLIA DA OTEDIOTIO			25	°C		-4	0°C t	o +85°	°C	-5	5°C to	+125	°C	UNITS
CHARACTERISTI	C	CONDITION	н	C	н	CT	74	нс	741	I CT	54	нс	541	1CT	UNITS
		V _{cc} V	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay	tpLH	2		185	_	_		230	1-		_	280			
CP to TC	t _{PHL}	4.5	-	37	-	42		46	-	53	-	56	-	63	ns
		6		31		_		39			_	48			
	tplH	2		185	-		-	230	-		-	280	-		
CP to Qn	tpHL	4.5		37	-	39	-	46	-	49	-	56	_	59	ns
		6	-	31			_	39	_			48	_		
	tpLH	2		120	-			150	-	-	-	180	-	-	
TE to TC	t _{PHL}	4.5	-	24		32	-	30	-	40	_	36	-	48	ns
		66		20			<u></u>	26			_	31	-	_	
		2	-	210		-	-	265	-	-	-	315	-	-	
MR to Qn,	tpHL	4.5		42	_	50	-	53	-	63	_	63	-	75	ns
(160, 161)		6	-	36				45	_		<u> </u>	54		_	
		2		210	-	_		265	_		_	315			
MR to TC	t _{PHL}	4.5	-	42	-	50	-	53	_	63	-	63	-	75	ris
(160, 161)		6		36				45				54	<u> </u>		
		2		75	-	-	-	95	_		-	110	_	-	
Output Transition	t _{TLH}	4.5	-	15	-	15		19	_	19	-	22	-	22	ns
Time	t _{THL}	6		13	_		<u> </u>	16	<u> </u>	<u> </u>		19	<u> </u>	<u> </u>	
Input Capacitance	Cin		_	10	_	10		10	-	10	_	10	_	10	pF








Fig. 3 - Detail of flip-flops for all types.


Transition times, propagation delay times, setup, hold, and recovery times.















	CD54/74HC	CD54/74HCT
Input Level	Vcc	3 V
V.	0.5 V _{cc}	1.3 V


Timing diagrams for the CD54/74HC/HCT160 and 162.



Timing diagrams for the CD54/74HC/HCT161 and 163.

Sequence illustrated in waveforms

- 1. Reset outputs to zero.
- 2. Preset to binary twelve.
- 3. Count to thirteen, fourteen, fifteen, zero, one, and two.
- 4. Inhibit.



92CM-37962