











SBVS330A - SEPTEMBER 2017-REVISED OCTOBER 2017

TPS79901-EP

TPS79901-EP 200-mA, Low-Quiescent Current, Ultra-Low-Noise, High-PSRR **Low-Dropout Linear Regulator**

Features

- 200-mA Low-Dropout Regulator With EN
- Multiple Output Voltage Versions Available:
 - Adjustable Outputs from 1.2 V to 6.5 V
- Inrush Current Protection with EN Toggle
- Low I_O : 40 μ A
- High PSRR:
 - 66 dB at 1 kHz
 - 51 dB at 10 kHz
- Stable with a Low-ESR, 2-µF Typical Output Capacitance
- **Excellent Load and Line Transient Response**
- 2% Overall Accuracy (Load, Line, and Temperature)
- Very Low Dropout: 100 mV
- Package: 6-Pin SON

Supports Defense, Aerospace, and Medical **Applications**

- Controlled Baseline
- One Assembly and Test Site
- One Fabrication Site
- Available in Military (–55°C to 125°C) Temperature Range
- Extended Product Life Cycle
- **Extended Product-Change Notification**
- **Product Traceability**

2 Applications

- **Base Stations**
- **Smart Phones**
- **EPOS**
- Wearable Electronics
- VCOs. RF
- Wireless LAN, Bluetooth®

3 Description

The TPS79901 family of low-dropout (LDO), lowregulators offers linear excellent performance with very low ground current. High power-supply rejection ratio (PSRR), low noise, fast start-up, and excellent line and load transient response are provided while consuming a very low 40-μA (typical) ground current.

The TPS79901 is stable with ceramic capacitors and uses an advanced BiCMOS fabrication process to yield a dropout voltage of typically 100 mV at a 200-mA output. The TPS79901 uses a precision voltage reference and feedback loop to achieve an overall accuracy of 2% over all load, line, process, and temperature variations. The TPS79901 features inrush current protection when the EN toggle is used to start the device, immediately clamping the current.


The TPS79901 is fully specified over the temperature range of $T_{\perp} = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, and offered in a lowprofile, ideal for wireless handsets and WLAN cards.

Device Information(1)

_				
PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TPS79901-EP	SON (6)	2.00 mm × 2.00 mm		

⁽¹⁾ For all available packages, see the package option addendum at the end of the data sheet.

Typical Application Circuit



Copyright © 2017, Texas Instruments Incorporated



Table of Contents

1	Features 1	8 Application and Implementation 14
2	Applications 1	8.1 Application Information14
3	Description 1	8.2 Typical Applications
4	Revision History2	8.3 Do's and Don'ts
5	Pin Configuration and Functions3	9 Power Supply Recommendations 16
6	Specifications4	10 Layout 16
	6.1 Absolute Maximum Ratings 4	10.1 Layout Guidelines 1
	6.2 ESD Ratings 4	10.2 Layout Example1
	6.3 Recommended Operating Conditions	11 Device and Documentation Support 18
	6.4 Thermal Information	11.1 Device Support1
	6.5 Electrical Characteristics5	11.2 Documentation Support 1
	6.6 Typical Characteristics	11.3 Receiving Notification of Documentation Updates 1
7	Detailed Description 12	11.4 Community Resources 1
	7.1 Overview 12	11.5 Trademarks1
	7.2 Functional Block Diagram 12	11.6 Electrostatic Discharge Caution1
	7.3 Feature Description	11.7 Glossary1
	7.4 Device Functional Modes	12 Mechanical, Packaging, and Orderable Information20

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Original (September 2017) to Revision A	Page
•	Changed content in Features section	1
•	Changed content in <i>Description</i> section	1
•	Deleted NR from the Pin Functions table	3
•	Changed HBM value from ±2000 : to ±1500 in the ESD Ratings section	4
•	Deleted errant part numbers from the Electrical Characteristics section	5
•	Deleted errant part numbers from the <i>Typical Characteristics</i> section	7



5 Pin Configuration and Functions

DRV Package 6-Pin SON With Exposed Thermal Pad Top View



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
IN	6	I	Input supply.
GND	3, Pad	_	Ground. The pad must be tied to GND.
EN	4	1	Driving this pin high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.
FB	2	I	Adjustable voltage version only. Feedback; this pin is the input to the control loop error amplifier and sets the output voltage of the device.
OUT	1	0	Output of the regulator. To assure stability, a small ceramic capacitor (total typical capacitance ≥ 2 μF) is required from this pin to ground.
N/C	5	_	Not internally connected. This pin must either be left open or tied to GND.



6 Specifications

6.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	IN	-0.3	7	
Voltage ⁽²⁾	EN	-0.3	$V_{IN} + 0.3$	V
	OUT	-0.3	$V_{IN} + 0.3$	
Current	OUT	Interna	lly limited	mA
Tamparatura	Operating virtual junction, T _J	- 55	150	°C
Temperature	Storage temperature range, T _{stg}	-55	150	-0

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1500	V
	o) discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{IN}	Input voltage ⁽¹⁾	2.7	6.5	V
I _{OUT}	Output current	0.5	200	mA
T_{J}	Operating junction temperature	-55	125	°C

⁽¹⁾ Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.7 V, whichever is greater.

6.4 Thermal Information

		TPS799	
	THERMAL METRIC ⁽¹⁾	DRV (SON)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	74.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	58.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	145.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	54.4	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	7.2	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ All voltages are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

at $T_J = -55^{\circ}\text{C}$ to +125°C, $V_{IN} = V_{OUT(nom)} + 0.3$ V or 2.7 V, whichever is greater; $I_{OUT} = 1$ mA, $V_{EN} = V_{IN}$, $C_{OUT} = 2.2$ μF , $C_{NR} = 0.01$ μF , and $V_{OUT} = 3$ V (unless otherwise noted). Typical values are at $T_J = 25^{\circ}\text{C}$.


	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range			2.7		6.5	V
V _{FB}	Internal reference			1.169	1.193	1.217	V
V _{OUT}	Output voltage range				6.5 – V	' _{DO}	V
	Output accuracy, nominal	T _J = 25°C		-1%		1%	
	Output accuracy ⁽¹⁾ over V _{IN} , I _{OUT} , temperature	$V_{OUT} + 0.3 \text{ V} \le V_{IN} \le 6.5 \text{ V}$ 500 µA $\le I_{OUT} \le 200 \text{ mA}$	1	-2%	±1%	2%	
$\Delta V_{O(\Delta VI)}$	Line regulation ⁽¹⁾	$V_{OUT(NOM)} + 0.3 V \le V_{IN} \le$	6.5 V		0.02		%/V
$\Delta V_{O(\Delta IO)}$	Load regulation	500 μA ≤ I _{OUT} ≤ 200 mA			0.002		%/mA
V_{DO}	Dropout voltage ⁽²⁾ (V _{IN} = V _{OUT(nom)} - 0.1 V)	I _{OUT} = 200 mA	$V_{OUT(nom)} \le 3.3 \text{ V}$ $V_{OUT(nom)} \ge 3.3 \text{ V}$		100 90	175 160	mV
I _{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(nom)}$	*OUT(nom) = 0.0 *	220	400	600	mA
I _{GND}	Ground pin current	500 μA ≤ I _{OUT} ≤ 200 mA		LLU	40	60	μA
I _{SHDN}	Shutdown current (I _{GND})	$V_{EN} \le 0.4 \text{ V}, 2.7 \text{ V} \le V_{IN} \le$	65 V		0.15	1	μΑ
I _{FB}	Feedback pin current	VEIV = 0.1. V, 2.1. V = VIIV =	0.0 1	-0.5	0.10	0.5	μΑ
.LD	. ooddack piil odiioil		f = 100 Hz	0.0	70	0.0	P
	Power-supply rejection ratio	$V_{IN} = 3.85 \text{ V},$ $V_{OUT} = 2.85 \text{ V},$	f = 1 kHz		66		
PSRR		$C_{NR} = 0.01 \mu F$	f = 10 kHz		51		dB
		$I_{OUT} = 100 \text{ mA}$	f = 100 kHz		38		
		BW = 10 Hz to 100 kHz,	C _{NR} = 0.01 μF	10.5	× V _{OUT}		
V_n	Output noise voltage	$V_{OUT} = 2.85 \text{ V}$	C _{NR} = none	94 × V _O			μV_{RMS}
			C _{NR} = 0.001 μF		45		
	a	$V_{OUT} = 2.85 \text{ V},$	C _{NR} = 0.047 μF		45		
	Start-up time	$R_L = 14 \Omega,$ $C_{OUT} = 2.2 \mu F$	C _{NR} = 0.01 μF		50		μS
		P	C _{NR} = none		50		
V _{EN(HI)}	Enable high (enabled)			1.2		V_{IN}	V
V _{EN(LO)}	Enable low (shutdown)			0		0.4	V
I _{EN(HI)}	Enable pin current, enabled	$V_{EN} = V_{IN} = 6.5 \text{ V}$			0.03	1	μΑ
UVLO	Undervoltage lockout	V _{IN} rising		1.90	2.20	2.65	V
	UVLO hysteresis	V _{IN} falling			70		mV
_	Thermal chutdown temperature	Shutdown, temperature in	Shutdown, temperature increasing Reset, temperature decreasing				۰.0
T _{sd}	Thermal shutdown temperature	Reset, temperature decre					°C

Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback

 $[\]begin{array}{ll} \mbox{(1)} & \mbox{Minimum V}_{IN} = \mbox{V}_{OUT} + \mbox{V}_{DO} \mbox{ or } 2.7 \mbox{ V, whichever is greater.} \\ \mbox{(2)} & \mbox{V}_{DO} \mbox{ is not measured for V}_{OUT(nom)} < 2.8 \mbox{ V because minimum V}_{IN} = 2.7 \mbox{ V.} \\ \end{array}$





- (1) See data sheet for absolute maximum and minimum recommended operating conditions.
- (2) Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).
- (3) Enhanced plastic product disclaimer applies.

Figure 1. TPS79901-EP Derating Chart


Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



6.6 Typical Characteristics

at T_{J} = -55°C to +125°C, V_{IN} = $V_{OUT(nom)}$ + 0.3 V or 2.7 V, whichever is greater; I_{OUT} = 1 mA, V_{EN} = V_{IN} , C_{OUT} = 2.2 μ F, C_{NR} = 0.01 μ F, and V_{OUT} = 3 V (unless otherwise noted). Typical values are at T_{J} = 25°C.




Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback

TEXAS INSTRUMENTS

Typical Characteristics (continued)


at T_{J} = -55°C to +125°C, V_{IN} = $V_{OUT(nom)}$ + 0.3 V or 2.7 V, whichever is greater; I_{OUT} = 1 mA, V_{EN} = V_{IN} , C_{OUT} = 2.2 μ F, C_{NR} = 0.01 μ F, and V_{OUT} = 3 V (unless otherwise noted). Typical values are at T_{J} = 25°C.



50 40 GND (µA) 30 20 $V_{IN} = 2.7 \text{ V}$ 10 $V_{IN} = 3.2 \text{ V}$ $V_{IN} = 5 V$ -40 -25 -10 35 50 65 95 110 125 20 T_J (°C)

Figure 8. Ground Pin Current vs Input Voltage

Figure 9. Ground Pin Current vs Junction Temperature







Figure 10. Ground Pin Current (Disabled) vs Junction Temperature

Figure 11. Power-Supply Ripple Rejection vs Frequency






Figure 13. Power-Supply Ripple Rejection vs Frequency

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



Typical Characteristics (continued)

at T_{J} = -55°C to +125°C, V_{IN} = $V_{OUT(nom)}$ + 0.3 V or 2.7 V, whichever is greater; I_{OUT} = 1 mA, V_{EN} = V_{IN} , C_{OUT} = 2.2 μ F, C_{NR} = 0.01 μ F, and V_{OUT} = 3 V (unless otherwise noted). Typical values are at T_{J} = 25°C.




Figure 14. Power-Supply Ripple Rejection vs Frequency




Figure 15. Power-Supply Ripple Rejection vs Frequency




Figure 16. Power-Supply Ripple Rejection vs Frequency






Figure 17. Power-Supply Ripple Rejection vs V_{IN} - V_{OUT}





90


80

0.1kHz



Typical Characteristics (continued)

at T_{J} = -55°C to +125°C, V_{IN} = $V_{OUT(nom)}$ + 0.3 V or 2.7 V, whichever is greater; I_{OUT} = 1 mA, V_{EN} = V_{IN} , C_{OUT} = 2.2 μ F, C_{NR} = 0.01 μ F, and V_{OUT} = 3 V (unless otherwise noted). Typical values are at T_{J} = 25°C.




Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



Typical Characteristics (continued)

at T_{J} = -55°C to +125°C, V_{IN} = $V_{OUT(nom)}$ + 0.3 V or 2.7 V, whichever is greater; I_{OUT} = 1 mA, V_{EN} = V_{IN} , C_{OUT} = 2.2 μ F, C_{NR} = 0.01 μ F, and V_{OUT} = 3 V (unless otherwise noted). Typical values are at T_{J} = 25°C.



Submit Documentation Feedback



7 Detailed Description

7.1 Overview

The TPS79901 low-dropout (LDO) regulator combines the high performance required of many RF and precision analog applications with ultra-low-current consumption. High PSRR is provided by a high-gain, high-bandwidth error loop with good supply rejection at very low headroom ($V_{\text{IN}} - V_{\text{OUT}}$). A noise-reduction pin is provided to bypass noise generated by the band-gap reference and to improve PSRR, while a quick-start circuit quickly charges this capacitor at start-up. The combination of high performance and low ground current also make these devices an excellent choice for portable applications. All versions have thermal and overcurrent protection, and are fully specified from -55° C to $+125^{\circ}$ C.

The TPS79901 also features inrush current protection with an EN toggle start-up, and overshoot detection at the output. When the EN toggle is used to start the device, current limit protection is immediately activated, restricting the inrush current to the device. If voltage at the output overshoots 5% from the nominal value, a pulldown resistor reduces the voltage to normal operating conditions, as shown in the *Functional Block Diagram*.

7.2 Functional Block Diagram




Figure 27. Adjustable-Voltage Versions

7.3 Feature Description

7.3.1 Internal Current Limit

The TPS79901 internal current limit helps protect the regulator during fault conditions. In current limit mode, the output sources a fixed amount of current that is largely independent of the output voltage. For reliable operation, do not operate the device in a current-limit state for extended periods of time.

The PMOS pass element in the TPS79901 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited; therefore, if extended reverse voltage operation is anticipated, external limiting may be required.

7.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low-voltage TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.



Feature Description (continued)

7.3.3 Start Up

The TPS79901 uses a start-up circuit to quickly charge the noise reduction capacitor, C_{NR} , if present (see the *Functional Block Diagram*). This circuit allows for the combination of very low output noise and fast start-up times. The NR pin is high impedance so a low leakage C_{NR} capacitor must be used; most ceramic capacitors are appropriate for this configuration.

Note that for fastest start-up, apply V_{IN} first, and then drive the enable pin (EN) high. If EN is tied to IN, start-up is somewhat slower. The start-up switch is closed for approximately 135 μ s. To ensure that C_{NR} is fully charged during start-up, use a 0.01- μ F or smaller capacitor.

7.3.4 Undervoltage Lockout (UVLO)

The TPS79901 use an undervoltage lockout circuit to keep the output shut off until internal circuitry is operating properly. The UVLO circuit has a deglitch feature so that undershoot transients are typically ignored on the input if these transients are less than $50 \mu s$ in duration.

7.4 Device Functional Modes

Driving EN over 1.2-V turns on the regulator. Driving EN below 0.4 V puts the regulator into shutdown mode, thus reducing the operating current to 150 nA, nominal.



8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS79901 LDO regulator provides high PSRR while maintaining ultra-low-current consumption. The device also features inrush current protection and overshoot detection at the output.

8.2 Typical Applications

Figure 28 shows the basic circuit connections.



Copyright © 2017, Texas Instruments Incorporated

Figure 28. Typical Application Circuit for Adjustable Voltage Version

8.2.1 Design Requirements

Select the desired device based on the output voltage.

Provide an input supply with adequate headroom to account for dropout and output current to account for the GND terminal current, and power the load.

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



Typical Applications (continued)

8.2.2 Detailed Design Procedure

8.2.2.1 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a 0.1- μF to 1- μF low ESR capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is located several inches from the power source. If source impedance is not sufficiently low, a 0.1- μF input capacitor may be necessary to ensure stability.

The TPS79901 is designed to be stable with standard ceramic capacitors with values of 2.2 μ F or greater. X5R-and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR must be less than 1 Ω .

8.2.2.2 Output Noise

In most LDOs, the band gap is the dominant noise source. If a noise-reduction capacitor (C_{NR}) is used with the TPS79901, the band gap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. To minimize noise in a given application, use a 0.01- μ F noise reduction capacitor. To further optimize noise, equivalent series resistance of the output capacitor can be set to approximately 0.2 Ω . This configuration maximizes phase margin in the control loop, reducing total output noise by up to 10%.

Noise can be referred to the feedback point; with $C_{NR} = 0.01 \mu F$ total noise is approximately given by Equation 1:

$$V_{N} = \frac{10.5 \mu V_{RMS}}{V} \times V_{OUT}$$
 (1)

8.2.2.3 Dropout Voltage

The TPS79901 uses a PMOS pass transistor to achieve a low-dropout voltage. When $(V_{IN}-V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is in its linear region of operation and $r_{DS(on)}$ of the PMOS pass element is the input-to-output resistance. Because the PMOS device behaves like a resistor in dropout, V_{DO} approximately scales with the output current.

As with any linear regulator, PSRR degrades as $(V_{IN} - V_{OUT})$ approaches dropout. This effect is illustrated in Figure 11 through Figure 19 in the *Typical Characteristics* section.

8.2.2.4 Transient Response

As with any regulator, increasing the size of the output capacitor reduces over- and undershoot magnitude, but increases the duration of the transient response. The transient response of the TPS799 is enhanced by an active pulldown device that engages when the output overshoots by approximately 5% or more when the device is enabled. When enabled, the pulldown device behaves like a $350-\Omega$ resistor to ground.

8.2.2.5 Minimum Load

The TPS79901 is stable with no output load. To meet the specified accuracy, a minimum load of 500 μ A is required. With loads less than 500 μ A at junction temperatures near 125°C, the output can drift up enough to cause the output pulldown device to turn on. The output pulldown device limits voltage drift to 5% typically; however, ground current can increase by approximately 50 μ A. In typical applications, the junction cannot reach high temperatures at light loads because there is no noticeable dissipated power. The specified ground current is then valid at no load in most applications.


8.2.2.6 Feedback Capacitor Requirements

The feedback capacitor, C_{FB} , shown in Figure 28 is required for stability. For a parallel combination of R_1 and R_2 equal to 250 k Ω , any value from 3 pF to 1 nF can be used. Values below 5 pF should be used to ensure fast startup; values above 47 pF can be used to implement an output voltage soft-start. Larger value capacitors also improve noise slightly. The TPS79901 is stable in unity-gain configuration (OUT tied to FB) without C_{FB} .



Typical Applications (continued)

8.2.3 Application Curve



 C_{OUT} = 2.2 μF C_{NR} = 0.01 μF Figure 29. Power-Supply Rejection Ratio vs Frequency

8.3 Do's and Don'ts

Do place at least one 2.2-µF ceramic capacitor as close as possible to the OUT pin of the regulator.

Do not place the output capacitor more than 10 mm away from the regulator.

Do connect a 0.1- μF to 1- μF low equivalent series resistance (ESR) capacitor across the IN pin and GND input of the regulator.

Do not exceed the absolute maximum ratings.

9 Power Supply Recommendations

These devices are designed to operate from an input voltage supply range between 2.7 V and 6.5 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply is well-regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

10 Layout

10.1 Layout Guidelines

10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve ac performance (such as PSRR, output noise, and transient response), design the board with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, connect the bypass capacitor directly to the GND pin of the device.

10.1.2 Thermal Information

10.1.2.1 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 165°C, allowing the device to cool. When the junction temperature cools to approximately 145°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage resulting from overheating.



Layout Guidelines (continued)

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection triggers at least 35°C above the maximum expected ambient condition of a particular application. This configuration produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS799 is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the device into thermal shutdown degrades device reliability.

10.1.2.2 Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the head from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Thermal Information* table near the front of this data sheet. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current times the voltage drop across the output pass element, as shown in Equation 2:

$$P_{D} = (V_{IN} - V_{OUT}) \cdot I_{OUT}$$
(2)

10.1.2.3 Package Mounting

Solder pad footprint recommendations for the TPS799 are available from the TI's website at www.ti.com.

10.2 Layout Example




Figure 30. Layout Example



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS799. This EVM, the TPS799 evaluation module, can be requested at the Texas Instruments web site through the product folders or purchased directly from the TI eStore.

11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS799 is available through the product folders under simulation models.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation, see the following:

- Application report: Using New Thermal Metrics, SBVA025.
- Application report: IC Package Thermal Metrics, SPRA953
- TPS799xxEVM-105 User's Guide, SLVU130

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.



11.5 Trademarks

E2E is a trademark of Texas Instruments. Bluetooth is a registered trademark of Bluetooth SIG, Inc. All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: TPS79901-EP

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS79901MDRVTEP	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	17L	Samples
V62/17614-01XE	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-55 to 125	17L	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79901MDRVTEP	WSON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2


PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79901MDRVTEP	WSON	DRV	6	250	200.0	183.0	25.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F





PLASTIC SMALL OUTLINE - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated