

- Hot Plug Protection
- Quad 0.5 to 1.3 Gigabits Per Second (Gbps) Serializer/Deserializer
- Independent Channel Operation
- 2.5-V Power Supply for Low Power Operation
- Selectable Signal Preemphasis for Serial Output
- Interfaces to Backplane, Copper Cables, or Optical Converters
- Lock Indication and Sync Mode for Fast Initialization
- 18-Bit Parallel Buses for Flexible Interface Applications
- On-chip PLL Provides Clock Synthesis From Low-Speed Reference
- Receiver Differential Input Thresholds 200 mV Min
- Rated for Industrial Temperature Range
- Typical Power: 1150 mW at 1.3 Gbps
- Ideal for High-Speed Backplane Interconnect and Point-to-Point Data Link
- Internal Passive Receive Equalization
- Small Footprint 19 mm x 19 mm, 289-Ball PBGA Package

## description

The TLK4120 is a four channel, multi-gigabit transceiver used in high-speed bidirectional point-to-point data transmission systems. The TLK4120 supports an effective serial interface speed of 0.5 Gbps to 1.3 Gbps per channel, providing up to 1.17 Gbps of data bandwidth per channel.

The primary application of the TLK4120 is to provide high-speed I/O data channels for point-to-point baseband data transmission over controlled impedance media of approximately 50  $\Omega$ . The transmission media can be a printed-circuit board, copper cables, or fiber-optic cable. The maximum rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The TLK4120 can also be used to replace parallel data transmission architectures by providing a reduction in the number of traces, connector pins, and transmit/receive pins. Parallel data loaded into the transmitter is delivered to the receiver over a serial channel, which can be a coaxial copper cable, a controlled impedance backplane, or an optical link. The data is then reconstructed into its original parallel format. It offers significant power and cost savings over current solutions, as well as scalability for higher data rate in the future.

The TLK4120 performs the data parallel-to-serial, serial-to-parallel conversion, and clock extraction functions for a physical layer interface device. The serial transceiver interface operates at a maximum speed of 1.3 Gbps. The transmitter latches 18-bit parallel data at a rate based on the supplied reference clock (GTx\_CLK). The 18-bit parallel data is internally encoded into 20 bits by framing the 18-bit data with a start and a stop bit. The resulting 20-bit frame is then transmitted differentially at 20 times the reference clock (GTx\_CLK) rate. The receiver section performs the serial-to-parallel conversion on the input data, synchronizing the resulting 20-bit wide parallel data to the recovered clock (Rx\_CLK). It then extracts the 18 bits of data from the 20-bit wide data resulting in 18 bits of parallel data at the receive data terminals (RDx[0:17]). This results in an effective data payload of 0.45 Gbps to 1.17 Gbps (18 bits data x GTx\_CLK frequency).

The TLK4120 is designed to be hot plug capable. An on-chip power-on reset circuit holds the Rx\_CLK low and places the parallel side output signal terminals, DOUTrxP and DOUTrxN, into a high-impedance state during power up.

The TLK4120 uses a 2.5-V supply. The I/O section is 3-V compatible. With the 2.5-V supply, the TLK4120 is power efficient, consuming less than 1150 mW typically. The TLK4120 is characterized for operation from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TLK4120**  
**QUAD 0.5 to 1.3 Gbps TRANSCEIVER**  
 SLLS599D – DECEMBER 2003 – REVISED JULY 2007

**AVAILABLE OPTIONS**


|                      |                                       |               |
|----------------------|---------------------------------------|---------------|
| <b>T<sub>A</sub></b> | <b>PACKAGE</b>                        | <b>SYMBOL</b> |
|                      | <b>PLASTIC BALL GRID ARRAY (PBGA)</b> |               |
| -40°C to 85°C        | TLK4120IGPV                           |               |
|                      | TLK4120IZPV                           | ECAT          |

NOTE: For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at [www.ti.com](http://www.ti.com).

|    | A                    | B                    | C                    | D                                | E                                 | F                              | G                               | H                                | J                                | K                              | L                               | M                                | N                               | P                                 | R                 | T                 | U                    |    |
|----|----------------------|----------------------|----------------------|----------------------------------|-----------------------------------|--------------------------------|---------------------------------|----------------------------------|----------------------------------|--------------------------------|---------------------------------|----------------------------------|---------------------------------|-----------------------------------|-------------------|-------------------|----------------------|----|
| 17 | TDB1                 | TDB0                 | DOU <sub>TTB</sub> P | DOU <sub>TTB</sub> N             | PREEMP <sub>HB</sub>              | DINRBP                         | DINRBN                          | RDB0                             | GND                              | TDC0                           | DOU <sub>TTC</sub> P            | DOU <sub>TTC</sub> N             | PREEMP <sub>HC</sub>            | DINRCP                            | DINRCN            | RDC0              | RDC1                 | 17 |
| 16 | TDB4                 | TDB2                 | G <sub>NDA</sub>     | G <sub>NDA</sub>                 | V <sub>DDAB</sub>                 | G <sub>NDA</sub>               | G <sub>NDA</sub>                | RDB1                             | V <sub>DD</sub>                  | TDC1                           | G <sub>NDA</sub>                | G <sub>NDA</sub>                 | V <sub>DDAC</sub>               | G <sub>NDA</sub>                  | G <sub>NDA</sub>  | RDC2              | RDC4                 | 16 |
| 15 | TDB5                 | TDB3                 | G <sub>NDA</sub>     | RDB3                             | V <sub>DDAB</sub>                 | RDB2                           | G <sub>NDA</sub>                | V <sub>DD</sub>                  | G <sub>NDA</sub>                 | V <sub>DD</sub>                | G <sub>NDA</sub>                | TDC2                             | V <sub>DDAC</sub>               | V <sub>DD</sub>                   | G <sub>NDA</sub>  | RDC3              | RDC5                 | 15 |
| 14 | TDB7                 | TDB6                 | V <sub>DD</sub>      | R <sub>B</sub> _CLK              | RDB7                              | RDB4                           | RDB5                            | RDB6                             | G <sub>NDA</sub>                 | TDC5                           | TDC6                            | TDC7                             | TDC4                            | TDC3                              | G <sub>NDA</sub>  | RDC6              | RDC7                 | 14 |
| 13 | TDB8                 | G <sub>TB</sub> _CLK | G <sub>NDA</sub>     | RDB17                            | RDB13                             | RDB10                          | RDB9                            | RDB8                             | V <sub>DD</sub>                  | G <sub>TC</sub> _CLK           | TDC9                            | TDC10                            | TDC11                           | TDC14                             | V <sub>DD</sub>   | RDC8              | R <sub>C</sub> _CLK  | 13 |
| 12 | TDB9                 | TDB10                | V <sub>DD</sub>      | S <sub>YN</sub> C <sub>B</sub>   | RDB16                             | RDB14                          | RDB12                           | RDB11                            | V <sub>DD</sub>                  | TDC8                           | TDC12                           | TDC13                            | TDC16                           | LOO <sub>PE</sub> N <sub>C</sub>  | G <sub>NDA</sub>  | RDC10             | RDC9                 | 12 |
| 11 | TDB11                | TDB13                | G <sub>NDA</sub>     | V <sub>DD</sub>                  | LO <sub>CK</sub> B <sub>B</sub>   | RDB15                          | G <sub>NDA</sub>                | G <sub>NDA</sub>                 | G <sub>NDA</sub>                 | G <sub>NDA</sub>               | G <sub>NDA</sub>                | TDC15                            | V <sub>DD</sub>                 | TESTE <sub>N</sub> C              | G <sub>NDA</sub>  | RDC13             | RDC11                | 11 |
| 10 | TDB12                | G <sub>NDA</sub>     | TDB15                | LOO <sub>PE</sub> N <sub>B</sub> | EN <sub>AB</sub> LE <sub>B</sub>  | TESTE <sub>N</sub> B           | G <sub>NDA</sub>                | G <sub>NDA</sub>                 | G <sub>NDA</sub>                 | G <sub>NDA</sub>               | G <sub>NDA</sub>                | TDC17                            | S <sub>YN</sub> C <sub>C</sub>  | RDC17                             | RDC14             | G <sub>NDA</sub>  | RDC12                | 10 |
| 9  | TDB14                | TDB16                | G <sub>NDA</sub>     | TDB17                            | G <sub>NDA</sub>                  | V <sub>DD</sub>                | G <sub>NDA</sub>                | G <sub>NDA</sub>                 | G <sub>NDA</sub>                 | G <sub>NDA</sub>               | G <sub>NDA</sub>                | EN <sub>AB</sub> LE <sub>C</sub> | LO <sub>CK</sub> B <sub>C</sub> | G <sub>NDA</sub>                  | RDC16             | RDC15             | V <sub>DD</sub>      | 9  |
| 8  | RDA0                 | RDA1                 | V <sub>DD</sub>      | RDA6                             | RDA8                              | RDA11                          | G <sub>NDA</sub>                | G <sub>NDA</sub>                 | G <sub>NDA</sub>                 | G <sub>NDA</sub>               | G <sub>NDA</sub>                | TDD8                             | V <sub>DD</sub>                 | G <sub>T</sub> D <sub>_</sub> CLK | TDD5              | TDD1              | TDD0                 | 8  |
| 7  | DINRAN               | G <sub>NDA</sub>     | G <sub>NDA</sub>     | RDA5                             | RDA9                              | RDA12                          | G <sub>NDA</sub>                | G <sub>NDA</sub>                 | G <sub>NDA</sub>                 | G <sub>NDA</sub>               | G <sub>NDA</sub>                | TDD12                            | TDD9                            | TDD6                              | G <sub>NDA</sub>  | G <sub>NDA</sub>  | DOU <sub>TTD</sub> P | 7  |
| 6  | DINRAP               | G <sub>NDA</sub>     | RDA2                 | RDA4                             | RDA10                             | RDA14                          | RDA15                           | TESTE <sub>N</sub> A             | EN <sub>AB</sub> LE <sub>D</sub> | TDD17                          | TDD15                           | TDD13                            | TDD10                           | TDD7                              | TDD2              | G <sub>NDA</sub>  | DOU <sub>TTD</sub> N | 6  |
| 5  | PREEMP <sub>HA</sub> | V <sub>DDAA</sub>    | V <sub>DDAA</sub>    | RDA7                             | RDA13                             | RDA16                          | LO <sub>CK</sub> B <sub>A</sub> | EN <sub>AB</sub> LE <sub>A</sub> | G <sub>NDA</sub>                 | S <sub>YN</sub> C <sub>D</sub> | V <sub>DD</sub>                 | TDD16                            | TDD11                           | TDD4                              | V <sub>DDAD</sub> | V <sub>DDAD</sub> | PREEMP <sub>HD</sub> | 5  |
| 4  | DOU <sub>TTA</sub> N | G <sub>NDA</sub>     | RDA3                 | R <sub>A</sub> _CLK              | RDA17                             | S <sub>YN</sub> C <sub>A</sub> | V <sub>DD</sub>                 | LOO <sub>PE</sub> N <sub>A</sub> | TDA17                            | RDD17                          | LO <sub>CK</sub> B <sub>D</sub> | LOO <sub>PE</sub> N <sub>D</sub> | TDD14                           | TDD3                              | V <sub>DD</sub>   | G <sub>NDA</sub>  | DINRDP               | 4  |
| 3  | DOU <sub>TTA</sub> P | G <sub>NDA</sub>     | G <sub>NDA</sub>     | V <sub>DD</sub>                  | G <sub>NDA</sub>                  | V <sub>DD</sub>                | G <sub>NDA</sub>                | TDA15                            | RDD16                            | RDD15                          | G <sub>NDA</sub>                | TESTE <sub>N</sub> D             | V <sub>DD</sub>                 | G <sub>NDA</sub>                  | G <sub>NDA</sub>  | G <sub>NDA</sub>  | DINRDN               | 3  |
| 2  | TDA0                 | TDA2                 | TDA3                 | TDA6                             | G <sub>T</sub> A <sub>_</sub> CLK | TDA10                          | TDA13                           | G <sub>NDA</sub>                 | TDA16                            | RDD14                          | RDD13                           | RDD10                            | RDD8                            | RDD6                              | RDD3              | RDD2              | RDD0                 | 2  |
| 1  | TDA1                 | TDA4                 | TDA5                 | TDA7                             | TDA8                              | TDA9                           | TDA11                           | TDA12                            | TDA14                            | RDD12                          | RDD11                           | RDD9                             | R <sub>D</sub> _CLK             | RDD7                              | RDD5              | RDD4              | RDD1                 | 1  |
|    | A                    | B                    | C                    | D                                | E                                 | F                              | G                               | H                                | J                                | K                              | L                               | M                                | N                               | P                                 | R                 | T                 | U                    |    |

**functional block diagram**

A detailed block diagram of each channel is shown below. Channels A, B, C, and D are identical and are configured as four separate links.



**transmit interface**

The transmitter portion registers valid incoming 18-bit wide data (TDx[0:17]) on the rising edge of GTx\_CLK. The data is then framed with start and stop bits, serialized, and transmitted sequentially over the differential high-speed I/O channel. The clock multiplier multiplies the reference clock (GTx\_CLK) by a factor of 10 creating a bit clock. This internal bit clock is fed to the parallel-to-serial shift register, which transmits data on both the rising and falling edges of the bit clock providing a serial data rate that is 20 times the reference clock. Data is transmitted LSB (TDx0) first.

# TLK4120

## QUAD 0.5 to 1.3 Gbps TRANSCEIVER

SLLS599D – DECEMBER 2003 – REVISED JULY 2007

### transmit data bus

The transmit bus interface accepts 18-bit wide single-ended TTL parallel data at the TDx[0:17] terminals. Data is valid on the rising edge of GTx\_CLK. The GTx\_CLK is used as the word clock. The data and clock signals must be properly aligned as shown in Figure 1. Detailed timing information can be found in the *TTL input electrical characteristics* table.




Figure 1. Transmit Timing Waveform

### transmission latency

The data transmission latency of the TLK4120 is defined as the delay from the initial 18-bit word on the parallel transmit interface to the serial transmission of the start bit of the 20-bit frame containing the 18-bit word. The transmit latency is fixed once the link is established. However, due to silicon process variations and implementation variables, such as supply voltage and temperature, the exact delay varies slightly. Figure 2 illustrates the timing relationship between the transmit data bus, GTx\_CLK, and serial transmit terminals.





Figure 2. Transmitter Latency

### start/stop framing logic

All true serial interfaces require a method of encoding to ensure minimum transition density so that the receiving PLL has a minimal number of transitions in which to stay locked onto the data stream. The signal encoding also provides a mechanism for the receiver to identify the word boundary for correct deserialization. The TLK4120 wraps a start bit (1) and a stop bit (0) around the 18-bit data payload as shown in Figure 3. This is transparent to the user, as the TLK4120 internally adds the framing bits to the data such that the user reads and writes actual 18-bit data.

**start/stop framing logic (continued)**



**Figure 3. Serial Output Data Stream With Start and Stop Bit**

**parallel-to-serial**

The parallel-to-serial shift register takes in the 20-bit wide frame multiplexed from the framing logic and converts it to a serial stream. The shift register is clocked on both the rising and falling edges of the internally generated bit clock, which is 10 times the GTx\_CLK input frequency. The LSB (TDx0) is first out after the start bit as shown in Figure 3.

**high-speed data output**

The high-speed data output driver consists of a PECL-compatible differential pair that can be optimized for a particular transmission line impedance and length. The line can be directly coupled or ac coupled. See Figure 10 and Figure 11 for termination details. No external pullup or pulldown resistors are required.


The TLK4120 provides a selectable signal preemphasis option for driving lossy media. When signal preemphasis is enabled, the first bit of a run length of same-value bits (e.g., 111...) is driven to a larger output swing, which precompensates for signal inter-symbol interference (ISI) in lossy media, such as copper cables or printed circuit board traces.

**receive interface**

The receiver portion of the TLK4120 accepts 20-bit framed differential serial data. The interpolator and clock recovery circuit locks to the data stream and extracts the bit rate clock. This recovered clock is used to retime the input data stream. The serial data is then aligned to the 20-bit frame by finding the start and stop bits and the 18-bit data is output on a 18-bit wide parallel bus synchronized to the extracted receive clock (Rx\_CLK).

**receive data bus**

The receive bus interface drives 18-bit wide single-ended TTL parallel data at the RDx[0:17] terminals. Data is valid on the rising edge of Rx\_CLK. The Rx\_CLK is used as the recovered word clock. The data and clock signals are aligned as shown in Figure 4. Detailed timing information can be found in the TTL output switching characteristics table.



**Figure 4. Receive Timing Waveform**

# TLK4120

## QUAD 0.5 to 1.3 Gbps TRANSCEIVER

SLLS599D – DECEMBER 2003 – REVISED JULY 2007

### data reception latency

The serial-to-parallel data receive latency is the time from when the start bit arrives at the receiver until the output of the aligned parallel word. The receive latency is fixed once the link is established. However, due to silicon process variations and implementation variables, such as supply voltage and temperature, the exact delay varies slightly. Figure 5 illustrates the timing relationship between the serial receive terminals, the recovered word clock (Rx\_CLK), and the receive data bus.




Figure 5. Receiver Latency

### serial-to-parallel

Serial data is received on the DINRxP and DINRxN terminals. The interpolator and clock recovery circuit locks to the data stream if the clock to be recovered is within  $\pm 100$  PPM of the internally generated bit rate clock. The recovered clock is used to retime the input data stream. The serial data is then clocked into the serial-to-parallel shift registers.

### synchronization mode

The deserializer must synchronize to the serializer in order to receive valid data. Synchronization can be accomplished in one of two ways.

#### rapid synchronization

The serializer has the capability to send specific SYNC patterns consisting of 9 ones and 9 zeros, switching at the input clock rate. The transmission of SYNC patterns enables the deserializer to lock to the serializer signal within a deterministic time frame. The transmission of SYNC patterns is selected via the SYNC input on the serializer. Upon receiving a valid SYNC pulse (wider than 6 clock cycles), 1026 cycles of SYNC pattern are sent.

When the deserializer detects edge transitions at the serial input, it attempts to lock to the embedded clock information. The deserializer LOCKBx output remains inactive while its clock/data recovery (CDR) locks to the incoming data or SYNC patterns present on the serial input. When the deserializer locks to the serial data, the LOCKBx output goes active. When LOCKBx is active, the deserializer outputs represent incoming serial data. One approach is to tie the deserializer LOCKBx output directly to the SYNCx input of the transmitter. This assures that enough SYNC patterns are sent to achieve deserializer lock.

#### random lock synchronization

The deserializer can attain lock to a data stream without requiring the serializer to send special SYNC patterns. This allows the TLK4120 to operate in open-loop applications. Equally important is the deserializer's ability to support hot insertion into a running backplane. In the open-loop or hot-insertion case, it is assumed the data stream is essentially random. Therefore, because lock time varies due to data stream characteristics, the exact lock time cannot be predicted. The primary constraint on the random lock time is the initial phase relation between the incoming data and the GTx\_CLK when the deserializer powers up.

### random lock synchronization (continued)

The data contained in the data stream can also affect lock time. If a specific pattern is repetitive, the deserializer could enter false lock—falsely recognizing the data pattern as the start/stop bits. This is referred to as repetitive multitransition (RMT). This occurs when more than one low-high transition takes place per clock cycle over multiple clock cycles. In the worst case, the deserializer could become locked to the data pattern rather than the clock. Circuitry within the deserializer can detect that the possibility of false lock exists. Upon detection, the circuitry prevents the LOCKBx from becoming active until the potential false-lock pattern changes. Notice that the RMT pattern only affects the deserializer lock time, and once the deserializer is in lock, the RMT pattern does not affect the deserializer state as long as the same data boundary happens each cycle. The deserializer does not go into lock until it finds a unique data boundary that consists of four consecutive cycles of data boundary (start/stop bits) at the same position.

The deserializer stays in lock until it cannot detect the same data boundary (start/stop bits) for four consecutive cycles. Then the deserializer goes out of lock and hunts for the new data boundary (start/stop bits). In the event of loss of synchronization, the LOCKBx terminal output goes inactive and the outputs (including Rx\_CLK) enter a high-impedance state. The user's system must monitor the LOCKBx terminal in order to detect a loss of synchronization. Upon detection of loss of lock, sending SYNC patterns for resynchronization is desirable if reestablishing lock within a specific time is critical. However, the deserializer can lock to random data as previously noted. LOCKBx is held inactive for at least nine cycles after loss of lock is detected.

### recommended power-up sequence

When powering up the device, it is recommended to first set the ENABLEx terminal low. Set the ENABLEx terminal to high once sufficient time has passed to allow the power supply to stabilize.

### power-down mode

When the ENABLEx terminal is deasserted low, the TLK4120 goes into a power-down mode. In the power-down mode, the serial transmit terminals (DOUTrxP, DOUTrxN) and the receive data bus terminals (RDx[0:17]) go into a high-impedance state.

### reference clock input

The reference clock (GTx\_CLK) is an external input clock that synchronizes the transmitter interface. The reference clock is then multiplied in frequency 10 times to produce the internal serialization bit clock. The internal serialization bit clock is frequency locked to the reference clock and used to clock out the serial transmit data on both its rising and falling edge clock providing a serial data rate that is 20 times the reference clock.

The receiver tracking logic uses clock phases from the internal PLL as it aligns the recovered clock phase with the incoming serial data stream; therefore, the input reference clock (GTx\_CLK) is needed even if the transmit function of the TLK4120 is not being used. The receiver function has the ability to track an incoming serial data stream that is within  $\pm 200$  ppm of the data rate that is set by GTx\_CLK. This allows the use of clock sources with  $\pm 100$  ppm frequency tolerance.

### operating frequency range

The TLK4120 may operate at a serial data rate between 0.5 Gbit/s to 1.3 Gbit/s. GTx\_CLK must be within  $\pm 100$  PPM of the desired parallel data rate clock. Each individual channel may operate at a different rate.

### testability

The TLK4120 has a comprehensive suite of built-in self-tests. The loopback function provides for at-speed testing of the transmit/receive portions of the circuitry. The ENABLEx terminal allows for all circuitry to be disabled so that an IDDQ test can be performed.

# TLK4120

## QUAD 0.5 to 1.3 Gbps TRANSCEIVER

SLLS599D – DECEMBER 2003 – REVISED JULY 2007

### loop-back testing

The transceiver can provide a self-test function by enabling (LOOPENx) the internal loop-back path. Enabling this terminal causes serial transmitted data to be routed internally to the receiver. The parallel data output can be compared to the parallel input data for functional verification. (The external differential output is held in a high-impedance state during the loop-back testing.)

### power-on reset

Upon application of minimum valid power, the TLK4120 generates a power-on reset. During the power-on reset, the RDx terminals are tri-stated and Rx\_CLK is held low. The length of the power-on reset cycle is dependent upon the REFCLK frequency, but is less than 1 ms in duration.

### Terminal Functions

| TERMINAL                                 |                        | TYPE                  | DESCRIPTION  |
|--|------------------------|-----------------------|--|
| NAME                                     | NO.                    |                       |  |
| DINRAP<br>DINRAN                         | A6,<br>A7              | Input                 | Serial receive inputs. DINRxP and DINRxN together are the differential serial input interface from a copper or an optical I/F module.  |
| DINRBP<br>DINRBN                         | F17<br>G17             |                       |  |
| DINRCP<br>DINRCN                         | P17<br>R17             |                       |  |
| DINRDP<br>DINRDN                         | U4<br>U3               |                       |  |
| DOUTTAP<br>DOUTTAN                       | A3<br>A4               |                       |  |
| DOUTTBP<br>DOUTTBN                       | C17<br>D17             |                       |  |
| DOUTTAP<br>DOUTTAN                       | L17<br>M17             |                       |  |
| DOUTTDP<br>DOUTTDN                       | U7<br>U6               |                       |  |
| ENABLEA<br>ENABLEB<br>ENABLEC<br>ENABLED | H5<br>E10<br>M9<br>J6  | Input<br>(w/pullup)   | Device enable. When this terminal is held low, the device is placed in power-down mode. When asserted high while the device is in power-down mode, the transceiver goes into power on reset before beginning normal operation.   |
| GTA_CLK<br>GTB_CLK<br>GTC_CLK<br>GTD_CLK | E2<br>B13<br>K13<br>P8 | Input                 | Reference clock. GTx_CLK is a continuous external input clock that synchronizes the transmitter interface TDx. The frequency range of GTx_CLK is 25 MHz to 65 MHz.<br>The transmitter uses the rising edge of this clock to register the 18-bit input data (TDx) for serialization.  |
| SYNCA<br>SYNCB<br>SYNCC<br>SYNCD         | F4<br>D12<br>N10<br>K5 | Input<br>(w/pulldown) | Fast synchronization. When asserted high, the transmitter substitutes the 18-bit pattern 1111111100000000 so that when the start/stop bits are framed around the data the receiver can immediately detect the proper deserialization boundary. This is typically used during initialization of the serial link.  |
| LOOPENA<br>LOOPENB<br>LOOPENC<br>LOOPEND | H4<br>D10<br>P12<br>M4 | Input<br>(w/pulldown) | Loop enable. When LOOPENx is active high, the internal loop-back path is activated. The transmitted serial data is directly routed internally to the inputs of the receiver. This provides a self-test capability in conjunction with the protocol device. The DOUTTxP and DOUTTxN outputs are held in a high impedance state during the loop-back test. LOOPENx is held low during standard operational state with external serial outputs and inputs active. |



**Terminal Functions (Continued)**

| TERMINAL  |  | TYPE                      | DESCRIPTION   |
|-----------|--|---------------------------|---|
| NAME      | NO.  |                           |   |
| LOCKBA    | G5   | Output                    | Receiver lock. When asserted low indicates that the receiver has acquired bit synchronization on the data stream and has located the start/stop bits so that the deserialized data presented on the parallel receive bus is properly received.                              |
| LOCKBB    | E11  |                           |   |
| LOCKBC    | N9   |                           |   |
| LOCKBD    | L4   |                           |   |
| PREEMPHA  | A5   | Input                     | Pre-emphasis. When asserted, the serial transmit outputs have extra output swings on the first bit of any run length of save value bits. If the run length of output bits is one, then that bit has larger output swings.   |
| PREEMPHB  | E17  |                           |   |
| PREEMPHC  | N17  |                           |   |
| PREEMPHD  | U5   |                           |   |
| RDA(0–17) | A8, B8, C6, C4, D6, D7, D8, D5, E8, E7, E6, F8, F7, E5, F6, G6, F5, E4                   | Output (hi-z on power up) | Receive data bus. These outputs carry 18-bit parallel data output from the transceiver to the protocol device, synchronized to Rx_CLK. The data is valid on the rising edge of Rx_CLK as shown in Figure 10. These terminals are high-impedance during power-on reset.      |
| RDB(0–17) | H17, H16, F15, D15, F14, G14, H14, E14, H13, G13, F13, H12, G12, E13, F12, F11, E12, D13 |                           |   |
| RDC(0–17) | T17, U17, T16, T15, U16, U15, T14, U14, T13, U12, T12, U11, U10, T11, R10, T9, R9, P10   |                           |   |
| RDD(0–17) | U2, U1, T2, R2, T1, R1, P2, P1, N2, M1, M2, L1, K1, L2, K2, K3, J3, K4                   |                           |   |
| RA_CLK    | D4   | Output (low on power up)  | Recovered clock. Output clock that is synchronized to RDx. Rx_CLK is the recovered serial data rate clock divided by 20. Rx_CLK is held low during power-on reset.  |
| RB_CLK    | D14  |                           |   |
| RC_CLK    | U13  |                           |   |
| RD_CLK    | N1   |                           |   |
| TDA(0–17) | A2, A1, B2, C2, B1, C1, D2, D1, E1, F1, F2, G1, H1, G2, J1, H3, J2, J4                   | Input                     | Transmit data bus. These inputs carry the 18-bit parallel data output from a protocol device to the transceiver for encoding, serialization and transmission. This 18-bit parallel data is clocked into the transceiver on the rising edge of GTx_CLK as shown in Figure 9. |
| TDB(0–17) | B17, A17, B16, B15, A16, A15, B14, A14, A13, A12, B12, A11, A10, B11, A9, C10, B9, D9    |                           |   |
| TDC(0–17) | K17, K16, M15, P14, N14, K14, L14, M14, K12, L13, M13, N13, L12, M12, P13, M11, N12, M10 |                           |   |
| TDD(0–17) | U8, T8, R6, P4, P5, R8, P7, P6, M8, N7, N6, N5, M7, M6, N4, L6, M5, K6                   |                           |   |
| TESTENA   | H6   | Input (w/pulldown)        | Test mode enable. This terminal must be left unconnected or tied low.   |
| TESTENB   | F10  |                           |   |
| TESTENC   | P11  |                           |   |
| TESTEND   | M3   |                           |   |

**TLK4120**  
**QUAD 0.5 to 1.3 Gbps TRANSCEIVER**

SLLS599D – DECEMBER 2003 – REVISED JULY 2007

**Terminal Functions (Continued)**

| TERMINAL      |  | TYPE   | DESCRIPTION   |
|---------------|--|--------|---|
| NAME          | NO.  |        |   |
| <b>POWER</b>  |  |        |   |
| VDD           | C8, C12, C14, D3, D11, F3, F9, G4, H15, J12, J13, J16, K15, L5, N3, N8, N11, P15, R4, R13, U9  | Supply | Digital logic power. Provides power for all digital circuitry and digital I/O Buffers.                        |
| VDDAA         | B5, C5   | Supply | Analog power. VDDAx provides a supply reference for the high-speed analog circuits, receiver and transmitter. |
| VDDAB         | E15, E16   |        |   |
| VDDAC         | N15, N16   |        |   |
| VDDAD         | R5, T5   |        |   |
| <b>GROUND</b> |  |        |   |
| GND A         | B3, B4, B6, B7, C16, D16, F16, G16, L16, M16, P16, R16, T3, T4, T6, T7   | Ground | Analog ground. GND A provides a ground reference for the high-speed analog circuits RX and TX.                |
| GND           | B10, C3, C7, C9, C11, C13, C15, E3, E9, G3, G7, G8, G9, G10, G11, G15, H2, H7, H8, H9, H10, H11, J5, J7, J8, J9, J10, J11, J14, J15, J17, K7, K8, K9, K10, K11, L3, L7, L8, L9, L10, L11, L15, P3, P9, R3, R7, R11, R12, R14, R15, T10 | Ground | Digital logic ground. Provides a ground for the logic circuits and digital I/O buffers.                       |

**absolute maximum ratings over operating free-air temperature (unless otherwise noted)†**

|  |                              |
|--|------------------------------|
| Supply voltage, $V_{DD}$ (see Note 1)                            | -0.3 V to 3 V                |
| Voltage range at TDx, ENABLEx, GTx_CLK, LOOPENx, SYNCx, PREEMPHx | -0.3 V to 4 V                |
| Voltage range at any other terminal except above                 | -0.3 V to $V_{DD} + 0.3$ V   |
| Package power dissipation, $P_D$                                 | See Dissipation Rating Table |
| Storage temperature, $T_{stg}$                                   | -65°C to 150°C               |
| Electrostatic discharge  | HBM: 2 kV, CDM: 1.5 kV       |
| Characterized free-air operating temperature range               | -40°C to 85°C                |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds     | 260°C                        |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential I/O bus voltages, are with respect to network ground.

**DISSIPATION RATING TABLE**

| Air Flow  | 0 m/s | 0.5 m/s | 1 m/s | 2.5 m/s |
|-----------|-------|---------|-------|---------|
| TJA (C/W) | 18.4  | 16.92   | 15.95 | 14.7    |

**electrical characteristics over recommended operating conditions**

| PARAMETER       |                                | TEST CONDITION  | MIN | TYP  | MAX | UNIT |
|-----------------|--------------------------------|---|-----|------|-----|------|
| V <sub>DD</sub> | Supply voltage                 |   | 2.3 | 2.5  | 2.7 | V    |
| T <sub>A</sub>  | Operating free-air temperature |   | -40 |      | 85  | °C   |
| I <sub>CC</sub> | Supply current                 | V <sub>DD</sub> = 2.5 V, Rate = 500 Mbps, PRBS pattern                              |     | 180  |     | mA   |
|                 |                                | V <sub>DD</sub> = 2.5 V, Rate = 1.3 Gbps, PRBS pattern                              |     | 460  |     |      |
| P <sub>D</sub>  | Power dissipation              | V <sub>DD</sub> = 2.5 V, Rate = 500 Mbps, PRBS pattern                              |     | 450  |     | mW   |
|                 |                                | V <sub>DD</sub> = 2.5 V, Rate = 1.3 Gbps, PRBS pattern                              |     | 1150 |     |      |
|                 |                                | V <sub>DD</sub> = 2.7 V, Rate = 1.3 Gbps, worst case pattern                        |     | 1900 |     |      |
|                 | Shutdown current               | ENABLE = 0, V <sub>DDA</sub> , V <sub>DD</sub> terminals, V <sub>DD</sub> = maximum |     | 520  |     | μA   |
|                 | PLL start-up lock time         | V <sub>DD</sub> , V <sub>DDA</sub> = 2.3 V, EN ↑ to PLL acquire                     |     | 0.1  | 0.4 | ms   |
|                 | Data acquisition time          |   |     | 1024 |     | bits |

**reference clock (GTx\_CLK) timing requirements over recommended operating conditions (unless otherwise noted)**

| PARAMETER      |                     | TEST CONDITIONS   | MIN       | TYP | MAX       | UNIT |
|----------------|---------------------|-------------------|-----------|-----|-----------|------|
| R <sub>ω</sub> | Frequency           | Minimum data rate | TYP-0.01% | 25  | TYP+0.01% | MHz  |
|                |                     | Maximum data rate | TYP-0.01% | 65  | TYP+0.01% | MHz  |
|                | Frequency tolerance |                   | -100      |     | 100       | ppm  |
|                | Duty cycle          |                   | 40%       | 50% | 60%       |      |
|                | Jitter              | Peak-to-peak      |           |     | 40        | ps   |

# TLK4120

## QUAD 0.5 to 1.3 Gbps TRANSCEIVER

SLLS599D – DECEMBER 2003 – REVISED JULY 2007

TTL input electrical characteristics over recommended operating conditions (unless otherwise noted)

TTL Signals: TDx0 ... TDx17, GTx\_CLK, LOOPENx, SYNCx, PREEMPHx

| PARAMETER       | TEST CONDITIONS                     | MIN  | TYP | MAX | UNIT |
|-----------------|-------------------------------------|--|-----|-----|------|
| V <sub>IH</sub> | High-level input voltage            | See Figure 6                                       |     | 3.6 | V    |
| V <sub>IL</sub> | Low-level input voltage             | See Figure 6                                       |     | 0.8 | V    |
| I <sub>IH</sub> | High-level input current            | V <sub>DD</sub> = Maximum, V <sub>IN</sub> = 2 V   |     | 40  | μA   |
| I <sub>IL</sub> | Low-level input current             | V <sub>DD</sub> = Maximum, V <sub>IN</sub> = 0.4 V | -40 |     | μA   |
| C <sub>IN</sub> | Input capacitance                   | 0.8 V to 2 V                                       |     | 4   | pF   |
| t <sub>r</sub>  | GTx_CLK, TDx <sub>n</sub> rise time | 0.8 V to 2 V, C = 5 pF, See Figure 6               | 1   |     | ns   |
| t <sub>f</sub>  | GTx_CLK, TDx <sub>n</sub> fall time | 2 V to 0.8 V, C = 5 pF, See Figure 6               | 1   |     | ns   |
| t <sub>su</sub> | TDx <sub>n</sub> setup to ↑ GTx_CLK | See Figure 6                                       | 1.5 |     | ns   |
| t <sub>h</sub>  | TDx <sub>n</sub> hold to ↑ GTx_CLK  | See Figure 6                                       | 0.4 |     | ns   |





Figure 6. TTL Data Input Valid Levels for AC Measurements

TTL output switching characteristics over recommended operating conditions (unless otherwise noted)


| PARAMETER            | TEST CONDITIONS                              | MIN  | TYP | MAX  | UNIT |   |
|----------------------|--|--|-----|------|------|---|
| V <sub>OH</sub>      | High-level output voltage                    | I <sub>OH</sub> = -1 mA, V <sub>DD</sub> = Minimum | 2.1 | 2.3  | V    |   |
| V <sub>OL</sub>      | Low-level output voltage                     | I <sub>OL</sub> = 1 mA, V <sub>DD</sub> = Minimum  | GND | 0.25 | 0.5  | V |
| t <sub>r(slew)</sub> | Magnitude of Rx_CLK, RDx slew rate (rising)  | 0.8 V to 2 V, C = 5 pF, See Figure 7               | 0.5 |      | V/ns |   |
| t <sub>f(slew)</sub> | Magnitude of Rx_CLK, RDx slew rate (falling) | 0.8 V to 2 V, C = 5 pF, See Figure 7               | 0.5 |      | V/ns |   |
| t <sub>su</sub>      | RDx setup to ↑ Rx_CLK                        | 50% voltage swing, GTx_CLK = 25 MHz, See Figure 7  | 19  |      | ns   |   |
|                      |  | 50% voltage swing, GTx_CLK = 65 MHz, See Figure 7  | 6.7 |      | ns   |   |
| t <sub>h</sub>       | RDx hold to ↑ Rx_CLK                         | 50% voltage swing, GTx_CLK = 25 MHz, See Figure 7  | 19  |      | ns   |   |
|                      |  | 50% voltage swing, GTx_CLK = 65 MHz, See Figure 7  | 6.7 |      | ns   |   |




**Figure 7. TTL Data Output Valid Levels for AC Measurements**

**transmitter/receiver characteristics**


| PARAMETER                       |  | TEST CONDITION  | MIN  | TYP                  | MAX  | UNIT      |
|---------------------------------|--|---|------|----------------------|------|-----------|
| V <sub>OD(p)</sub>              | V <sub>OD(p)</sub> =  VTXP – VTXN , Preemphasis VOD        | DC-coupled. Preemphasis = high, See Figure 8  | 730  | 945                  | 1280 | mV        |
| V <sub>OD(pp-p)</sub>           | Differential, peak-to-peak output voltage with preemphasis | DC-coupled. Preemphasis = high, See Figure 8  | 1460 | 1890                 | 2560 | mV        |
| V <sub>OD(d)</sub>              | V <sub>OD(d)</sub> =  VTXP – VTXN , De-emphasis VOD        | DC-coupled. Preemphasis = low, See Figure 8   | 560  | 750                  | 1100 | mV        |
| V <sub>OD(pp-d)</sub>           | Differential, peak-to-peak output voltage with deemphasis  | DC-coupled. Preemphasis = low, See Figure 8   | 1120 | 1500                 | 2200 | mV        |
| V <sub>(cmt)</sub>              | Transmit termination voltage range, (VTXP + VTXN)/2        |   | 1000 | 1250                 | 1400 | mV        |
| V <sub>ID</sub>                 | Receiver input voltage differential VID=  RXP – RXN        |   | 200  |                      |      | mV        |
| V <sub>cmr</sub>                | Receiver common-mode voltage range, (VRXP + VRXN)/2        |   | 1000 | V <sub>DD</sub> -350 |      | mV        |
| I <sub>in</sub>                 | Receiver input leakage                                     |   | -10  |                      | 10   | μA        |
| C <sub>in</sub>                 | Receiver input capacitance                                 |   |      |                      | 2    | pF        |
| t <sub>r</sub> , t <sub>f</sub> | Differential output signal rise and fall time (20% to 80%) | R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, See Figure 9                                      | 100  | 150                  |      | ps        |
|                                 | Serial transmit data total jitter (peak-to-peak)           | Differential output jitter, random + deterministic, 2 <sup>23</sup> -1 PRBS pattern at 1.3 Gbps |      | 0.1                  |      | UI        |
|                                 | Receive jitter tolerance                                   | Total input jitter, PRBS pattern, permitted eye closure at zero crossing                        |      | 0.5                  |      | UI        |
| T <sub>latency</sub>            | TX latency   | At 500 Mbps   |      |                      | 17   | Bit times |
|                                 |  | At 1.3 Gbps   |      |                      | 17   |           |
| R <sub>latency</sub>            | RX latency   | At 500 Mbps   |      |                      | 88   | Bit times |
|                                 |  | At 1.3 Gbps   |      |                      | 90   |           |



**Figure 8. Differential and Common-Mode Output Voltage Definitions**



**Figure 9. Rise and Fall Time Definitions**



**Figure 10. High-Speed I/O Directly Coupled Mode**




Figure 11. High-Speed I/O AC-Coupled Mode

AC-coupling is only recommended if the parallel TX data stream is encoded to achieve a dc-balanced data stream. Otherwise, the ac capacitors can induce common-mode voltage drift due to the dc-unbalanced data stream.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

|                             |  |
|-----------------------------|--|
| Audio                       | <a href="http://www.ti.com/audio">www.ti.com/audio</a>             |
| Amplifiers                  | <a href="http://amplifier.ti.com">amplifier.ti.com</a>             |
| Data Converters             | <a href="http://dataconverter.ti.com">dataconverter.ti.com</a>     |
| DLP® Products               | <a href="http://www.dlp.com">www.dlp.com</a>                       |
| DSP                         | <a href="http://dsp.ti.com">dsp.ti.com</a>                         |
| Clocks and Timers           | <a href="http://www.ti.com/clocks">www.ti.com/clocks</a>           |
| Interface                   | <a href="http://interface.ti.com">interface.ti.com</a>             |
| Logic                       | <a href="http://logic.ti.com">logic.ti.com</a>                     |
| Power Mgmt                  | <a href="http://power.ti.com">power.ti.com</a>                     |
| Microcontrollers            | <a href="http://microcontroller.ti.com">microcontroller.ti.com</a> |
| RFID                        | <a href="http://www.ti-rfid.com">www.ti-rfid.com</a>               |
| RF/IF and ZigBee® Solutions | <a href="http://www.ti.com/lprf">www.ti.com/lprf</a>               |

### Applications

|                               |  |
|-------------------------------|--|
| Communications and Telecom    | <a href="http://www.ti.com/communications">www.ti.com/communications</a>                 |
| Computers and Peripherals     | <a href="http://www.ti.com/computers">www.ti.com/computers</a>                           |
| Consumer Electronics          | <a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>                   |
| Energy and Lighting           | <a href="http://www.ti.com/energy">www.ti.com/energy</a>                                 |
| Industrial                    | <a href="http://www.ti.com/industrial">www.ti.com/industrial</a>                         |
| Medical                       | <a href="http://www.ti.com/medical">www.ti.com/medical</a>                               |
| Security                      | <a href="http://www.ti.com/security">www.ti.com/security</a>                             |
| Space, Avionics and Defense   | <a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a> |
| Transportation and Automotive | <a href="http://www.ti.com/automotive">www.ti.com/automotive</a>                         |
| Video and Imaging             | <a href="http://www.ti.com/video">www.ti.com/video</a>                                   |
| Wireless                      | <a href="http://www.ti.com/wireless-apps">www.ti.com/wireless-apps</a>                   |

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated