

MAX17573

Product Highlights

- Reduces External Components and Total Cost
 - · No Schottky-Synchronous Operation
 - · Internal Loop Compensation
 - · All-Ceramic Capacitors, Compact Layout
- Reduces Number of DC-DC Regulators to Stock
 - Wide 4.5V to 60V Input
 - Adjustable Output Voltage Range from 0.9V up to 90% of V_{IN}
 - 100kHz to 2.2MHz Adjustable Frequency with External Clock Synchronization
- Reduces Power Dissipation
 - Peak Efficiency of 95.4% at V_{IN} = 12V, V_{OUT} = 5V at 500kHz Switching Frequency
 - Pin-to-Pin Compatible with MAX17574, and Improved Efficiency through Superior Switching Performance compared to MAX17574
 - PFM and DCM Modes Enable Enhanced Light-Load Efficiency
 - Auxiliary Bootstrap Supply (EXTVCC) for Improved Efficiency
 - 2.8µA Shutdown Current
- Operates Reliably in Adverse Industrial Environments
 - Built-in Hiccup Mode Overload Protection
 - Built-In Output-Voltage Monitoring with RESET
 - Programmable EN/UVLO Threshold
 - Adjustable and Monotonic Startup with Prebiased Output Voltage
 - · Overtemperature Protection

Key Applications

Factory Automation

Within the many different applications in the Factory Automation space, one key need is the ability to generate less heat. Heat within the system has to be managed to prevent overheating and shutdown. The MAX17573 produces less heat since it is a fully synchronous integrated FETs DC-DC converter with high efficiency.

Aftermarket Automotive


The mobile PLC market is example within the aftermarket automotive space where the MAX17573 would provide a benefit. Typically, these units are designed to be as small as possible and must be able

to withstand load dump voltage perturbations. The MAX17573 has integrated FETS, integrated compensation, and can support up to 60V on the input pin, making the solution robust and reliable.


· General Point of Load

General point of load applies to a switching regulator that serves many applications and design environments. The robustness of the power conversion is critical to any environment. With a wide -40°C to +125°C Ambient Operating Temperature Range/-40°C to +150°C Junction Temperature Range, current limit protection, and overtemperature protection, the MAX17573 delivers a small, highly efficient power conversion in the most adverse environments and provides the designer the peace of mind that it is robust and reliable.

Simplified Application Diagram



Pin Description



Ordering Information appears at end of data sheet.

Absolute Maximum Ratings

IN to PGND	0.3V to +65V
EN/UVLO to SGND	0.3V to +65V
LX to PGND	0.3V to V _{IN} + 0.3V
EXTVCC to SGND	0.3V to +26V
BST to PGND	0.3V to +70V
BST to LX	0.3V to +6.5V
BST to V _{CC}	0.3V to +65V
RESET, MODE/SYNC to SGND	0.3V to +6.5V
V _{CC} , SS, CF, RT to SGND	0.3V to +6.5V
FB to SGND	0.3V to +1.5V

PGND to SGND	0.3V to +0.3V
LX Total RMS Current	±5.6A
Output Short-Circuit Duration	Continuous
Continuous Power Dissipation (multilayer Ederate 41.7mW/°C above +70°C.)	, , , , ,
Operating Temperature Range (Note 1)	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Note 1: Junction temperature greater than +125°C degrades operating lifetimes.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Information

PACKAGE TYPE: 24L TQFN-EP		
Package Code	T2445+2C	
Outline Number	<u>21-0201</u>	
Land Pattern Number	90-0083	
THERMAL RESISTANCE, FOUR-LAYER BOARD*		
Junction to Ambient (θ _{JA}) 24°C/W		
Junction to Case (θ_{JC})	1.8°C/W	

^{*}Package thermal resistances were obtained using the MAX17573 evaluation kit with no airflow.

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Electrical Characteristics

 $(V_{IN} = V_{EN/UVLO} = 24V \text{ , } R_{RT} = 40.2K\Omega \text{ (} f_{SW} = 500\text{kHz} \text{), } C_{VCC} = 2.2\mu\text{F, } V_{SGND} = V_{PGND} = V_{MODE/SYNC} = V_{EXTVCC} = 0V \text{, } V_{FB} = 1V \text{, } LX = SS = CF = \overline{RESET} = OPEN, V_{BST} \text{ to } V_{LX} = 5V, T_A = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C}.$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
INPUT SUPPLY (IN)						
Input Voltage Range	V _{IN}		4.5		60	V
Input Shutdown Current	I _{IN-SH}	V _{EN/UVLO} = 0V (shutdown mode)		2.8	4.5	μΑ
	la	RT = OPEN, PFM Mode, V _{EXTVCC} = 5V		61		μА
	I _{Q-PFM}	PFM Mode, V _{EXTVCC} = 5V		71		
Input Quiescent Current	I _{Q-DCM}	DCM Mode, V _{LX} = 0.1V		1.2	1.9	
	I _{Q-PWM}	Normal switching mode (PWM Mode), f _{SW} = 500kHz, V _{FB} = 0.8V		14		mA
ENABLE/UVLO (EN)						
EN/UVLO Threshold	V _{ENR}	V _{EN/UVLO} rising	1.19	1.215	1.26	V
	V _{ENF}	V _{EN/UVLO} falling	1.068	1.09	1.131	V

 $(V_{IN} = V_{EN/UVLO} = 24V \;, \; R_{RT} = 40.2K\Omega \; (f_{SW} = 500kHz), \; C_{VCC} = 2.2\mu F, \; V_{SGND} = V_{PGND} = V_{MODE/SYNC} = V_{EXTVCC} = 0V, \; V_{FB} = 1V, \; LX = SS = CF = \overline{RESET} = OPEN, \; V_{BST} \; to \; V_{LX} = 5V, \; T_{A} = -40^{\circ}C \; to \; +125^{\circ}C, \; unless \; otherwise \; noted. \; Typical \; values \; are \; at \; T_{A} = +25^{\circ}C.$

All voltages are referenced to SGND, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	V _{EN-TRUESD}	V _{EN/UVLO} falling		0.8		
EN Input Leakage Current	I _{EN}	$V_{EN/UVLO} = 0V$, $T_A = +25$ °C	-50	0	+50	nA
LINEAR REGULATORS	(V _{CC} , EXTVCC)		•			_
V _{CC} Output Voltage	V _{CC}	1mA ≤ I _{VCC} ≤ 25mA	4.75	5	5.25	V
Range	-00	6V ≤ V _{IN} ≤ 60V; I _{VCC} = 1mA	4.75	5	5.25	V
V _{CC} Current Limit	I _{VCC(MAX)}	$V_{CC} = 4.3V, V_{IN} = 7V$	40	65	130	mA
V _{CC} in Dropout	V _{CC-DO}	$V_{IN} = 4.5V$, $I_{VCC} = 20mA$	4.2			V
V _{CC} UVLO	V _{CC-UVR}	Rising	4.05	4.2	4.3	.,,
ACC AAFO	V _{CC-UVF}	Falling	3.65	3.8	3.9	V
EXTVCC Operating Voltage Range			4.84		24	V
EXTVCC Switchover	V _{EXTVCC-R}	Rising	4.56	4.7	4.84	V
Threshold	V _{EXTVCC-F}	Falling	4.3	4.45	4.6	V
EXTVCC Dropout	V _{EXTVCC-DO}	V _{EXTVCC} = 4.75V, I _{VCC} = 20mA			0.3	V
EXTVCC Current Limit		$V_{CC} = 4.5V$, $V_{EXTVCC} = 7V$	40	85	160	mA
POWER MOSFETS						
High-Side nMOS On- Resistance	R _{DS-ONH}	I _{LX} = 0.3A ,sourcing		90	180	mΩ
Low-Side nMOS On- Resistance	R _{DS-ONL}	$I_{LX} = 0.3A$, sinking		55	110	mΩ
LX Leakage Current	I _{LX-LKG}	$T_A = +25$ °C, $V_{LX} = (V_{PGND} + 1V)$ to $(V_{IN} - 1V)$	-2		+2	μA
SOFT-START (SS)						
Soft-Start Current	Iss	V _{SS} = 0.5V	4.7	5	5.3	μA
FEEDBACK (FB)						
FB Regulation Voltage	V _{FB-REG}	V _{MODE/SYNC} = V _{SGND} (PWM Mode) or V _{MODE/SYNC} = V _{CC} (DCM Mode)	0.892	0.9	0.908	V
ŭ ŭ		MODE/SYNC = OPEN (PFM Mode)	0.892	0.916	0.934	
FB Input Leakage Current	I _{FB}	0 < V _{FB} < 1V, T _A = +25°C	-50		+50	nA
MODE/SYNC						
	V _{M-DCM}	DCM Mode	V _{CC} - 0.65			
MODE Threshold	d V _{M-PFM}	PFM Mode		V _{CC} /2		V
V _{M-PWM}		PWM Mode			0.75	
SYNC Frequency Capture Range		f _{SW} set by R _{RT}	1.1 x f _{SW}		1.4 x f _{SW}	kHz
SYNC Pulse Width			50			ns
SYNC Threshold	V _{IL}				0.8	V
	V _{IH}		2.1			

 $(V_{IN} = V_{EN/UVLO} = 24V \text{ , } R_{RT} = 40.2K\Omega \text{ (} f_{SW} = 500kHz \text{), } C_{VCC} = 2.2\mu\text{F, } V_{SGND} = V_{PGND} = V_{MODE/SYNC} = V_{EXTVCC} = 0V \text{, } V_{FB} = 1V \text{, } LX = SS = CF = \overline{RESET} = OPEN \text{, } V_{BST} \text{ to } V_{LX} = 5V \text{, } T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C} \text{, } unless \text{ otherwise noted. } Typical \text{ values are at } T_{A} = +25^{\circ}\text{C}.$


All voltages are referenced to SGND, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Peak Current Limit Threshold	I _{PEAK-LIMIT}		5.2	6.0	7.0	Α
Runaway Current Limit Threshold	I _{RUNAWAY} - LIMIT		5.8	6.6	7.8	А
Valley Current Limit	bear excusure	PFM Mode or DCM Mode	-0.25	0	+0.25	
Threshold	IVALLEY-LIMIT	PWM Mode		-1.8		A
PFM Current Limit Threshold	I _{PFM}	PFM Mode	0.75	1	1.3	А
RT						
		R _{RT} = 40.2KΩ	475	500	525	
0 11 5		R _{RT} = OPEN	460	500	540	Ī
Switching Frequency	fsw	R _{RT} = 8.06KΩ	1950	2200	2450	kHz
		R _{RT} = 210KΩ	90	100	110	
V _{FB} Undervoltage Trip Level to Cause HICCUP	V _{FB-HICF}		0.56	0.58	0.65	٧
HICCUP Timeout				32768		Cycles
Minimum On-Time	t _{ON-MIN}			60	80	ns
Minimum off-Time	t _{OFF-MIN}		140		160	ns
LX Dead Time				5		ns
RESET			1			
RESET Output Level Low	V _{RESETL}	IRESET = 10mA			400	mV
RESET Output Leakage Current	IRESETLKG	$T_A = T_J = +25$ °C, $V_{\overline{RESET}} = 5.5V$	-0.1		+0.1	μΑ
FB Threshold for RESET Deassertion	V _{FB-OKR}	V _{FB} rising	93.8	95	97.8	%
FB Threshold for RESET Assertion	V _{FB-OKF}	V _{FB} falling	90.5	92	94.6	%
RESET Deassertion Delay After FB Reaches 95% Regulation				1024		Cycles
THERMAL SHUTDOWN						
Thermal Shutdown Threshold	T _{SHDNR}	Temp rising		+165		°C
Thermal Shutdown Hysteresis	T _{SHDNHY}			10		°C


Note 2: All Electrical Specifications are 100% production tested at $T_A = +25$ °C. Specifications over the operating temperature range are guaranteed by design and characterization.

Typical Operating Characteristics


 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, C_{IN} = 2 \times 4.7 \mu F, C_{VCC} = 2.2 \mu F, C_{BST} = 0.1 \mu F, C_{SS} = 5600 pF, T_A = -40 ^{\circ}C$ to +125 $^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25 ^{\circ}C$. All voltages are referenced to PGND, unless otherwise noted.)




 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, C_{IN} = 2 \times 4.7 \mu F, C_{VCC} = 2.2 \mu F, C_{BST} = 0.1 \mu F, C_{SS} = 5600 pF, T_A = -40 °C to +125 °C, unless otherwise noted. Typical values are at T_A = +25 °C. All voltages are referenced to PGND, unless otherwise noted.)$




 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, C_{IN} = 2 \times 4.7 \mu F, C_{VCC} = 2.2 \mu F, C_{BST} = 0.1 \mu F, C_{SS} = 5600 pF, T_A = -40 °C to +125 °C, unless otherwise noted. Typical values are at T_A = +25 °C. All voltages are referenced to PGND, unless otherwise noted.)$





 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, C_{IN} = 2 \times 4.7 \mu F, C_{VCC} = 2.2 \mu F, C_{BST} = 0.1 \mu F, C_{SS} = 5600 pF, T_A = -40 °C to +125 °C, unless otherwise noted. Typical values are at T_A = +25 °C. All voltages are referenced to PGND, unless otherwise noted.)$




 $(V_{IN} = V_{EN/UVLO} = 24V, V_{SGND} = V_{PGND} = 0V, C_{IN} = 2 \times 4.7 \mu F, C_{VCC} = 2.2 \mu F, C_{BST} = 0.1 \mu F, C_{SS} = 5600 pF, T_A = -40 ^{\circ}C$ to +125 $^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25 ^{\circ}C$. All voltages are referenced to PGND, unless otherwise noted.)








Pin Configuration



Pin Description

PIN	NAME	FUNCTION
1, 23, 24	LX	Switching Node Pins. Connect LX pins to the switching side of the inductor.
2, 3, 11	PGND	Power Ground Pins of the Converter. Connect externally to the power ground plane. Connect the SGND and PGND pins together at the ground return path of the V _{CC} bypass capacitor. Refer to the
4 0 40	NC	MAX17573 EV kit data sheet for a layout example.
4, 8, 13	INC	No Connect. Keep these pins open.
5-7, 9	IN	Power-Supply Input Pins. The input supply range is from 4.5V to 60V. Connect the IN pins together. Decouple to PGND with two 4.7µF ceramic capacitors; place the capacitors close to the IN and PGND pins. Refer to the MAX17573 EV kit data sheet for a layout example.
10	EN/UVLO	Enable/Undervoltage Lockout Pin. Drive EN/UVLO high to enable the output. Connect to the center of the resistor-divider between IN and SGND to set the input voltage at which the part turns on. Connect to IN pins for always-on operation. Pull lower than V _{ENF} to disable the converter.
12	VCC	5V LDO Output. Bypass V_{CC} with a 2.2 μ F ceramic capacitor to SGND. LDO does not support the external loading on V_{CC} .
14	RESET	Open-Drain RESET Output. The RESET output is driven low if FB drops below 92% of its set value. RESET goes high 1024 cycles after FB rises above 95% of its set value.
15	MODE/ SYNC	Mode Selection and External Clock Synchronization Input. MODE/SYNC Configures the MAX17573 to Operate either in PWM, PFM or DCM Modes of Operation. Leave MODE/SYNC unconnected for PFM operation (pulse skipping at light loads). Connect MODE/SYNC to SGND for constant-frequency PWM operation at all loads. Connect MODE/SYNC to V _{CC} for DCM operation. The device can be synchronized to an external clock using this pin. See the <i>Mode Selection and External Frequency</i>
		Synchronization (MODE/SYNC) section for more details.
16	SS	Soft-Start Input. Connect a capacitor from SS to SGND to set the soft-start time.
17	CF	Internal Compensation Node. At switching frequencies lower than 500kHz, connect a capacitor from CF to FB. Leave CF open if switching frequency is equal or more than 500kHz.
18	FB	Feedback Input. Connect FB to the center node of an external resistor-divider from the output to SGND to set the output voltage. See the Adjusting Output Voltage section for more details.
19	RT	Switching Frequency Programming Input. Connect a resistor from RT to SGND to set the regulator's switching frequency between 100kHz and 2.2MHz. Leave RT open for the default 500kHz frequency. See the Switching Frequency Selection (RT) section for more details.
20	EXTVCC	External Power Supply Input for the Internal LDO. Applying a voltage between 4.84V and 24V at EXTVCC pin bypasses the internal LDO and improve efficiency. Add a local bypassing capacitor of 0.1 μ F on the EXTVCC pin to SGND. Also, add a 4.7 Ω resistor from the buck converter output node to the EXTVCC pin to limit V _{CC} bypass capacitor discharge current and to protect the EXTVCC pin from reaching its absolute maximum rating (-0.3V) during output short-circuit condition. Connect the EXTVCC pin to SGND when the pin is not being used.
21	SGND	Analog Ground.
22	BST	Boost Flying Capacitor. Connect a 0.1µF ceramic capacitor between BST and LX.
_	EP	Exposed Pad. Always connect EP to the SGND pin of the IC. Also, connect EP to a large SGND plane with several thermal vias for best thermal performance. Refer to the MAX17573 EV kit data sheet for an example of the correct method for EP connection and thermal vias.

Functional (or Block) Diagram



Detailed Description

The MAX17573 is a high-efficiency, high-voltage, synchronous step-down DC-DC converter with integrated MOSFETs that operates over a 4.5V to 60V input. The converter can deliver up to 3.5A current. Output voltage is programmable from 0.9V up to 90% of VIN. The feedback voltage regulation accuracy over -40°C to +125°C is ±0.9%.

The device features a peak-current-mode control architecture. An internal transconductance error amplifier produces an integrated error voltage at an internal node, which sets the duty cycle using a PWM comparator, a high-side current-sense amplifier, and a slope-compensation generator. At each rising edge of the clock, the high-side MOSFET turns on and remains on until either the appropriate or maximum duty cycle is reached or the peak current limit is detected. During the high-side MOSFET's on-time, the inductor current ramps up. During the second half of the switching cycle, the high-side MOSFET turns off and the low-side MOSFET turns on. The inductor releases the stored energy as its current ramps down and provides current to the output.

The device can operate either in the pulse-width modulation (PWM), pulse-frequency modulation (PFM), or discontinuous-conduction mode (DCM) control schemes. A programmable soft-start feature allows users to reduce input inrush current. The device also incorporates an enable/input undervoltage lockout pin (EN/UVLO) that allows the user to turn on the part at the desired input voltage level. An open-drain RESET pin provides a delayed power-good signal to the system upon achieving successful regulation of the output voltage.

Mode Selection and External Frequency Synchronization (MODE/SYNC)

The logic state of the MODE/SYNC pin is latched when VCC and EN/UVLO voltages exceed the respective UVLO rising thresholds and all internal voltages are ready to allow LX switching. If the MODE/SYNC pin is open at power-up, the device operates in PFM mode at light loads. If the MODE/SYNC pin is grounded at power-up, the device operates in constant-frequency PWM mode at all loads. Finally, if the MODE/SYNC pin is connected to V_{CC} at power-up, the device operates in DCM at light loads. State changes on the MODE/SYNC pin are ignored during normal operation.

The internal oscillator of the MAX17573 can be synchronized to an external clock signal on the MODE/SYNC pin. The external synchronization clock frequency must be between 1.1 x f_{SW} and 1.4 x f_{SW} , where f_{SW} is the frequency programmed by the RT resistor. When an external clock is applied to MODE/SYNC pin, the internal oscillator frequency changes to external clock frequency (from original frequency based on RT setting) after detecting 16 external clock edges. The converter operates in PWM mode during synchronization operation.

When the external clock is applied on-the-fly, then the mode of operation changes to PWM from the initial state of PFM or DCM. When the external clock is removed on-the-fly, then the internal oscillator frequency changes to the RT set frequency and the converter continues to operate in PWM mode. The minimum external clock pulse-width should be greater than 50ns. See the MODE/SYNC section in the *Electrical Characteristics* table for details.

PWM Mode Operation

In PWM mode, the inductor current is allowed to go negative. PWM operation provides constant frequency operation at all loads and is useful in applications sensitive to switching frequency. However, the PWM mode of operation gives lower efficiency at light loads compared to PFM and DCM modes of operation.

PFM Mode Operation

PFM mode of operation disables negative inductor current and additionally skips pulses at light loads for high efficiency. In PFM mode, the inductor current is forced to a fixed peak of IPFM (1A typ) every clock cycle until the output rises to 102.3% of the nominal voltage. Once the output reaches 102.3% of the nominal voltage, both the high-side and low-side FETs are turned off and the device enters hibernate operation until the load discharges the output to 101.1% of the nominal voltage. Most of the internal blocks are turned off in hibernate operation to reduce the quiescent current. After the output falls below 101.1% of the nominal voltage, the device comes out of hibernate operation, turns on all internal blocks, and again commences the process of delivering pulses of energy to the output until it reaches 102.3% of the nominal output voltage. The advantage of the PFM mode is higher efficiency at light loads because of lower quiescent current drawn from supply. The trade-off is that the output-voltage ripple is higher compared to PWM or DCM modes of operation and switching frequency is not constant at light loads.

DCM Operation

DCM operation features constant frequency operation down to lighter loads compared to PFM mode not by skipping pulses, but only by disabling negative inductor current at light loads. DCM operation offers efficiency performance that lies between PWM and PFM modes at light loads. The output-voltage ripple in DCM is comparable to PWM mode and relatively lower compared to PFM mode at light loads.

Linear Regulator (VCC and EXTVCC)

The MAX17573 has two internal linear regulators which powers V_{CC} . One linear regulator (IN-LDO) is powered from input supply and the other linear regulator (EXT-LDO) is powered from EXTVCC. Only one of the two LDOs is in operation at a time, depending on the voltage levels present at EXTVCC pin. During power-up, if EXTVCC voltage is greater than $V_{EXTVCC-R}$ (4.7V typ), V_{CC} is powered from EXTVCC. If EXTVCC is lower than $V_{EXTVCC-R}$, V_{CC} is powered from input supply (IN). Powering V_{CC} from EXTVCC increases efficiency at higher input voltages. EXTVCC voltage should not exceed 24V.

Typical V_{CC} output voltage is 5V. Bypass V_{CC} to GND with a 2.2 μ F ceramic capacitor. V_{CC} powers the internal blocks and the low-side MOSFET driver and recharges the external bootstrap capacitor. Both IN-LDO and EXT-LDO can source up to 40mA for bias requirements. The MAX17573 employs an undervoltage lockout circuit that forces both the regulators off when V_{CC} falls below V_{CC-UVF} . The regulators can be immediately enabled again when V_{CC} goes above V_{CC-UVF} . The 400mV UVLO hysteresis prevents chattering on powerup/ power-down.

Add a local bypassing capacitor of $0.1\mu F$ on the EXTVCC pin to SGND. Also, add a 4.7Ω resistor from the buck converter output node to the EXTVCC pin to limit V_{CC} bypass capacitor discharge current and to protect the EXTVCC pin from reaching its absolute maximum rating (-0.3V) during an output short-circuit condition. In applications where the buck converter output is connected to EXTVCC pin, if the output is shorted to ground then the transfer from EXT-LDO to IN-LDO happens seamlessly without any impact on the normal functionality. Connect the EXTVCC pin to SGND when the pin is not used.

Switching Frequency Selection (RT)

The switching frequency of the device can be programmed from 100kHz to 2.2MHz by using a resistor connected from the RT pin to SGND. The switching frequency (f_{SW}) is related to the resistor connected at the RT pin (R_{RT}) by the following equation:

$$R_{RT} \cong \frac{21 \times 10^6}{f_{SW}} - 1.7$$

where R_{RT} is in $k\Omega$ and f_{SW} is in Hz. Leaving the RT pin open causes the device to operate at the default switching frequency of 500kHz. See <u>Table 1</u> for RT resistor values for a few common switching frequencies.

Table 1. Switching Frequency vs. RT Resistor

SWITCHING FREQUENCY (kHz)	RT RESISTOR (kΩ)
500	OPEN
100	210
200	102
350	59
1000	19.1
2200	8.06

Operating Input Voltage Range

The minimum and maximum operating input voltages for a given output voltage should be calculated as follows:

$$V_{\text{IN(MIN)}} = \frac{V_{\text{OUT}} + \left(I_{\text{OUT(MAX)}} \times \left(R_{\text{DCR(MAX)}} + R_{\text{DS-ONL(MAX)}}\right)\right)}{1 - \left(f_{\text{SW(MAX)}} \times t_{\text{OFF-MIN(MAX)}}\right)} + I_{\text{OUT(MAX)}} \times \left(R_{\text{DS-ONH(MAX)}} - R_{\text{DS-ONL(MAX)}}\right)$$

$$V_{\text{IN(MAX)}} = \frac{V_{\text{OUT}}}{f_{\text{SW(MAX)}} \times t_{\text{ON-MIN(MAX)}}}$$

where:

Vout = Steady-state output voltage

I_{OUT(MAX)} = Maximum load current

R_{DCR(MAX)} = Worst-case DC resistance of the inductor

fsw(MAX) = Maximum switching frequency

toff MIN(MAX) = Worst-case minimum switch off-time (160ns)

ton MIN(MAX) = Worst-case minimum switch on-time (80ns)

R_{DS} ONH(MAX) = Worst-case on-state resistances and high-side internal MOSFET

RDS ONL(MAX) = Worst-case on-state resistances and low-side internal MOSFET

Overcurrent Protection/Hiccup Mode

The device has a robust overcurrent protection scheme that protects the device under overload and output short-circuit conditions. A cycle-by-cycle peak current limit turns off the high-side MOSFET whenever the high-side switch current exceeds an internal limit of I_{PEAK-LIMIT} (6A, typ). A runaway current limit on the high-side switch current at I_{RUNAWAY-LIMIT} (6.6A, typ) protects the device under high input voltage, output short-circuit conditions when there is insufficient output voltage available to restore the inductor current that was built up during the on period of the step-down converter. One occurrence of the runaway current limit triggers a hiccup mode. In addition, if feedback voltage drops to V_{FB-HICF} due to a fault condition, hiccup mode is triggered 1024 clock cycles after soft-start time is completed. In hiccup mode, the converter is protected by suspending switching for a hiccup timeout period of 32,768 clock cycles of half the programmed switching frequency. Once the hiccup timeout period expires, soft-start is attempted again. Note that when soft-start is attempted under overload condition, if feedback voltage does not exceed V_{FB-HICF}, the device switches at half the programmed switching frequency for the time duration of the programmed soft-start time and 1024 clock cycles. Hiccup mode of operation ensures low power dissipation under output short-circuit conditions.

RESET Output

The device includes a RESET comparator to monitor the status of the output voltage. The open-drain RESET output requires an external pullup resistor. RESET goes high (high impedance) 1024 switching cycles after the regulator output increases above V_{FB-OKR} (95% typ) of the designed nominal regulated voltage. RESET goes low when the regulator output voltage drops to below V_{FB-OKF} (92% typ) of the set nominal regulated voltage. RESET also goes low during thermal shutdown or when the EN/UVLO pin goes below V_{ENF}.

Prebiased Output

When the MAX17573 starts into a prebiased output, both the high-side and the low-side switches are turned off so that the converter does not sink current from the output. High-side and low-side switches do not start switching until the PWM comparator commands the first PWM pulse, at which point switching commences. The output voltage is then smoothly ramped up to the target value in alignment with the internal reference.

Thermal Shutdown Protection

Thermal shutdown protection limits total power dissipation in the device. When the junction temperature of the device exceeds +165°C, an on-chip thermal sensor shuts down the device, allowing the device to cool. The device turns-on with soft-start after the junction temperature reduces by 10°C. Carefully evaluate the total power dissipation (see the <u>Power Dissipation</u> section) to avoid unwanted triggering of the thermal shutdown protection in normal operation.

Applications Information

Input Capacitor Selection

The input filter capacitor reduces peak currents drawn from the power source and reduces noise and voltage ripple on the input caused by the circuit's switching. The input capacitor RMS current requirement (I_{RMS}) is defined by the following equation:

$$I_{RMS} = I_{OUT(MAX)} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$

where $I_{OUT(MAX)}$ is the maximum load current. I_{RMS} has a maximum value when the input voltage equals twice the output voltage ($V_{IN} = 2 \times V_{OUT}$), as shown in the following equation:

$$I_{RMS(MAX)} = \frac{I_{OUT(MAX)}}{2}$$

Choose an input capacitor that exhibits fewer than 10°C temperature rise at the RMS input current for optimal long-term reliability. Use low-ESR ceramic capacitors with high-ripple-current capability at the input. X7R capacitors are recommended in industrial applications for their temperature stability. Calculate the input capacitance using the following equation:

$$C_{IN} = \frac{I_{OUT(MAX)} \times D \times (1 - D)}{\eta \times f_{SW} \times \Delta V_{IN}}$$

where:

$$\begin{split} D &= V_{OUT}/V_{IN} \text{ is the duty ratio of the converter} \\ f_{SW} &= \text{switching frequency in Hz} \\ \Delta V_{IN} &= \text{Allowable input voltage ripple} \\ \eta &= \text{Efficiency of the converter} \end{split}$$

In applications where the source is distant from the device input, an electrolytic capacitor should be added in parallel to the ceramic capacitor to provide necessary damping for potential oscillations caused by the inductance of the longer input power path and input ceramic capacitor.

Inductor Selection

Three key inductor parameters must be specified for operation with the device: inductance value (L), inductor saturation current (ISAT) and DC resistance (RDCR). The switching frequency and output voltage determine the inductor value as follows:

$$L = \frac{0.6 \times V_{OUT}}{f_{SW}}$$

where V_{OUT} and f_{SW} are nominal values and f_{SW} is in Hz. Select an inductor whose value is nearest to the value calculated by the previous formula. Select a low-loss inductor closest to the calculated value with acceptable dimensions and having the lowest possible DC resistance. The saturation current rating (I_{SAT}) of the inductor must be high enough to ensure that saturation can occur only above the peak current-limit value of $I_{PEAKLIMIT}$.

Output Capacitor Selection

X7R ceramic output capacitors are preferred due to their stability over temperature in industrial applications. The output capacitors are usually sized to support a step load of 50% of the maximum output current in the application, so the output voltage deviation is contained to 3% of the output voltage change. The minimum required output capacitance can be calculated as follows:

$$\begin{aligned} C_{OUT} &= \frac{1}{2} \times \frac{I_{STEP} \times t_{RESPONSE}}{\Delta V_{OUT}} \\ &t_{RESPONSE} \cong \frac{0.35}{f_{C}} \end{aligned}$$

where:

ISTEP = Load current step

tresponse = Response time of the controller

 ΔV_{OUT} = Allowable output-voltage deviation

fc = Target closed-loop crossover frequency

Select f_C to be 1/8th of f_{SW} if the switching frequency is less than or equal to 440kHz. If the switching frequency is more than 440kHz, select f_C to be 55kHz. Actual derating of ceramic capacitors with DC bias voltage must be considered while selecting the output capacitor. Derating curves are available from all major ceramic capacitor manufacturers.

Soft-Start Capacitor Selection

The device implements adjustable soft-start operation to reduce inrush current. A capacitor connected from the SS pin to SGND programs the soft-start time. The selected output capacitance (C_{SEL}) and the output voltage (V_{OUT}) determine the minimum required soft-start capacitor as follows:

$$C_{SS} \ge 28 \times 10^{-6} \times C_{SEL} \times V_{OUT}$$

The soft-start time (tss) is related to the capacitor connected at SS (Css) by the following equation:

$$t_{SS} = \frac{C_{SS}}{5.55 \times 10^{-6}}$$

For example, to program a 1ms soft-start time, a 5.6nF capacitor should be connected from the SS pin to SGND.

Setting the Input Undervoltage-Lockout Level

The device offers an adjustable input undervoltage-lockout level. Set the voltage at which the device turns on with a resistive voltage-divider connected from IN to SGND. Connect the center node of the divider to EN/UVLO (see Figure 1). Choose R1 to be $3.32M\Omega$ (max) and then calculate R2 as follows:

$$R2 = \frac{R1 \times V_{ENR}}{(V_{INU} - V_{ENR})}$$

where V_{INU} is the voltage at which the device is required to turn on and VENR is the EN/UVLO rising threshold voltage. Ensure that V_{INU} is higher than $0.8 \times V_{OUT}$ to avoid hiccup during slow power-up (slower than soft-start) and power-down. If the EN/UVLO pin is driven from an external signal source, a series resistance of minimum $1k\Omega$ is recommended to be placed between the output pin of signal source and the EN/UVLO pin to reduce voltage ringing on the line.




Figure 1. Setting the Input Undervoltage Lockout

Loop Compensation

The device is internally loop compensated. However, if the switching frequency is less than 300kHz, connect a 0402 capacitor C12 between the CF pin and the FB pin. Use <u>Table 2</u> to select the value of C12.

Table 2. C12 Capacitor Value at Various Switching Frequencies

SWITCHING FREQUENCY RANGE (kHz)	C12 (pF)
100 - 150	3.9
151 - 200	2.2
201 - 300	1
301 - 2200	OPEN

Adjusting Output Voltage

Set the output voltage with a resistive voltage-divider connected from the output-voltage node (Vout) to SGND (see Figure 2). Connect the center node of the divider to the FB pin. Use the following procedure to choose the resistive voltage-divider values:

Calculate resistor R6 from the output to the FB pin as follows:

$$R6 = \frac{285 \times 10^3}{f_C \times C_{OUT, SEL}}$$

where R6 is in $k\Omega$, crossover frequency f_C is in kHz, C_{OUT_SEL} is the actual derated capacitance of selected output capacitor at DC-bias voltage in μ F. Calculate resistor R7 from the FB pin to SGND as follows:

$$R7 = \frac{R6 \times 0.9}{(V_{OUT} - 0.9)}$$

where R7 is in $k\Omega$.

Select appropriate f_C and C_{OUT} SEL values, so that the parallel combination of R6 and R7 is between $5k\Omega$ and $50k\Omega$.




Figure 2. Adjusting Output Voltage

Power Dissipation

At a particular operating condition, the power losses that lead to temperature rise of the part are estimated as follows:

$$\begin{split} P_{LOSS} = \left(P_{OUT} \times (\frac{1}{\eta} - 1)\right) - \left(I_{OUT}^{2} \times R_{DCR}\right) \\ P_{OUT} = V_{OUT} \times I_{OUT} \end{split}$$

where P_{OUT} is the output power, η is the efficiency of the converter and R_{DCR} is the DC resistance of the inductor (see the <u>Typical Operating Characteristics</u> for more information on efficiency at typical operating conditions). For a typical multilayer board, the thermal performance metrics for the package are given below:

$$\theta_{IA} = 24^{\circ}C/W$$

$$\theta_{IC} = 1.8^{\circ}C/W$$

The junction temperature of the device can be estimated at any given maximum ambient temperature (T_{A_MAX}) from the following equation:

$$T_{I MAX} = T_{A MAX} + (\Theta_{IA} \times P_{LOSS})$$

If the application has a thermal-management system that ensures that the exposed pad of the device is maintained at a given temperature (TEP_MAX) by using proper heat sinks, then the junction temperature of the device can be estimated at any given maximum ambient temperature as:

$$T_{\text{LMAX}} = T_{\text{EP_MAX}} + (\Theta_{\text{JC}} \times P_{\text{LOSS}})$$

Junction temperatures greater than +125°C degrades operating lifetimes.

PCB Layout Guidelines

All connections carrying pulsed currents must be very short and as wide as possible. The inductance of these connections must be kept to an absolute minimum due to the high di/dt of the currents. Since inductance of a current carrying loop is proportional to the area enclosed by the loop, inductance is reduced if the loop area is made very small. Additionally, small-current loop areas reduce radiated EMI.

A ceramic input filter capacitor should be placed close to the IN pins of the IC. This eliminates as much trace inductance effects as possible and gives the IC a cleaner voltage supply. A bypass capacitor for the V_{CC} pin also should be placed close to the pin to reduce effects of trace impedance.

When routing the circuitry around the IC, the analog small-signal ground and the power ground for switching currents must be kept separate. They should be connected together at a point where switching activity is at a minimum, typically the return terminal of the V_{CC} bypass capacitor. This helps keep the analog ground quiet. The ground plane should be kept continuous/unbroken as far as possible. No trace carrying high switching current should be placed directly over any ground plane discontinuity.

PCB layout also affects the thermal performance of the design. A number of thermal throughputs that connect to a large ground plane should be provided under the exposed pad of the part, for efficient heat dissipation.

For a sample layout that ensures first pass success, refer to the MAX17573 EV kit layout available at www.maximintegrated.com.

Typical Application Circuits




Figure 3. 5V Output Application Circuit




Figure 4. 3.3V Output Application Circuit

Ordering Information

PART NUMBER	TEMP RANGE	PIN-PACKAGE
MAX17573ATG+	-40°C to +125°C	24L TQFN-EP* 4mm x 5mm
MAX17573ATG+T	-40°C to +125°C	24L TQFN-EP* 4mm x 5mm

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

^{*}EP = Exposed Pad

MAX17573

4.5V to 60V, 3.5A, High-Efficiency, Synchronous Step-Down DC-DC Converter with Internal Compensation

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	4/22	Release for Market Intro	_

