Dual 4-bit binary ripple counter

Rev. 5 — 1 April 2014

Product data sheet

1. General description

The 74HC393; 7474HCT393 is a dual 4-stage binary ripple counter. Each counter features a clock input (nCP), an overriding asynchronous master reset input (nMR) and 4 buffered parallel outputs (nQ0 to nQ3). The counter advances on the HIGH-to-LOW transition of nCP. A HIGH on nMR clears the counter stages and forces the outputs LOW, independent of the state of nCP. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC}.

2. Features and benefits

- Input levels:
 - ◆ For 74HC393: CMOS level
 - ◆ For 74HCT393: TTL level
- Complies with JEDEC standard no. 7A
- ESD protection:
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V.
- Two 4-bit binary counters with individual clocks
- Divide by any binary module up to 28 in one package
- Two master resets to clear each 4-bit counter individually

3. Ordering information


Table 1.Ordering information

Type number	Package			
	Temperature range	Name	Description	Version
74HC393N	–40 °C to +125 °C	DIP14	plastic dual in-line package; 14 leads (300 mil)	SOT27-1
74HCT393N	-			
74HC393D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads; body width 3.9 mm	SOT108-1
74HCT393D				
74HC393DB	–40 °C to +125 °C	SSOP14	plastic shrink small outline package; 14 leads; body width	SOT337-1
74HCT393DB			5.3 mm	
74HC393PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body	SOT402-1
74HCT393PW			width 4.4 mm	
74HC393BQ	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin	SOT762-1
74HCT393BQ			quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm	



Dual 4-bit binary ripple counter


4. Functional diagram



NXP Semiconductors


74HC393; 74HCT393

Dual 4-bit binary ripple counter




5. Pinning information

5.1 Pinning



Dual 4-bit binary ripple counter



5.2 Pin description

Table 2. Pin description							
Symbol	Pin	Description					
1CP	1	clock input (HIGH-to-LOW, edge-triggered)					
1MR	2	asynchronous master reset input (active HIGH)					
1Q0	3	flip-flop output					
1Q1	4	flip-flop output					
1Q2	5	flip-flop output					
1Q3	6	flip-flop output					
GND	7	ground (0 V)					
2Q3	8	flip-flop output					
2Q2	9	flip-flop output					
2Q1	10	flip-flop output					
2Q0	11	flip-flop output					
2MR	12	asynchronous master reset input (active HIGH)					
2CP	13	clock input (HIGH-to-LOW, edge-triggered)					
V _{CC}	14	supply voltage					

Dual 4-bit binary ripple counter

6. Functional description

Table 3. Coun	It sequence for one co	ounter [1]		
Count	Output			
	nQ0	nQ1	nQ2	nQ3
0	L	L	L	L
1	Н	L	L	L
2	L	Н	L	L
3	Н	Н	L	L
4	L	L	Н	L
5	Н	L	Н	L
6	L	Н	Н	L
7	Н	Н	Н	L
8	L	L	L	Н
9	Н	L	L	Н
10	L	Н	L	Н
11	Н	Н	L	Н
12	L	L	Н	Н
13	Н	L	Н	Н
14	L	Н	Н	Н
15	Н	Н	Н	Н

[1] H = HIGH voltage level; L = LOW voltage level.

7. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V _{CC}	supply voltage			-0.5	+7	V
I _{IK}	input clamping current	$V_{I} < -0.5$ V or $V_{I} > V_{CC}$ + 0.5 V		-	±20	mA
Ι _{ΟΚ}	output clamping current	V_{O} < -0.5 V or V_{O} > V_{CC} + 0.5 V		-	±20	mA
I _O	output current	$V_{O} = -0.5$ V to V_{CC} + 0.5 V		-	±25	mA
I _{CC}	supply current			-	±50	mA
I _{GND}	ground current			-	±50	mA
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	total power dissipation	DIP14 package	<u>[1]</u>	-	750	mW
		SO14, SSOP14, TSSOP14 and DHVQFN14 package	<u>[2]</u>	-	500	mW

[1] For DIP14 package: Ptot derates linearly with 12 mW/K above 70 °C.

For SO14 package: P_{tot} derates linearly with 8 mW/K above 70 °C.
 For (T)SSOP14 packages: P_{tot} derates linearly with 5.5 mW/K above 60 °C.
 For DHVQFN14 packages: P_{tot} derates linearly with 4.5 mW/K above 60 °C.

Dual 4-bit binary ripple counter

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V)

Symbol	Parameter	Conditions	74HC	74HC393			74HCT393		
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
VI	input voltage		0	-	V _{CC}	0	-	V _{CC}	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t / \Delta V$	input transition rise and fall rate	$V_{CC} = 2.0 V$	-	-	625	-	-	-	ns/V
		$V_{CC} = 4.5 V$	-	1.67	139	-	1.67	139	ns/V
		$V_{CC} = 6.0 V$	-	-	83	-	-	-	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	-
74HC39	3								-	1
V _{IH}	HIGH-level	V _{CC} = 2.0 V	1.5	1.2	-	1.5	-	1.5	-	V
	input voltage	V _{CC} = 4.5 V	3.15	2.4	-	3.15	-	3.15	-	V
		V _{CC} = 6.0 V	4.2	3.2	-	4.2	-	4.2	-	V
V _{IL}	LOW-level	V _{CC} = 2.0 V	-	0.8	0.5	-	0.5	-	0.5	V
	input voltage	V _{CC} = 4.5 V	-	2.1	1.35	-	1.35	-	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	-	1.8	-	1.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = -20 \ \mu A; \ V_{CC} = 2.0 \ V$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_{O} = -20 \ \mu A; V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -20 \ \mu A; \ V_{CC} = 6.0 \ V$	5.9	6.0	-	5.9	-	5.9	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	3.84	-	3.7	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	5.34	-	5.2	-	V
V _{OL}	LOW-level	$V_I = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_{O} = 20 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 20 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 20 \ \mu A; \ V_{CC} = 6.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_{O} = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	-	0.33	-	0.4	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	-	0.33	-	0.4	V
lı	input leakage current		-	-	±0.1	-	±0.1	-	±0.1	μA
I _{CC}	supply current		-	-	8.0	-	80	-	160	μA

Dual 4-bit binary ripple counter

Table 6. Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		–40 °C t	o +85 °C	–40 °C to	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Мах	-
Cı	input capacitance		-	3.5	-					pF
74HCT3	93									
V _{IH}	HIGH-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	2.0	1.6	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	$V_{CC} = 4.5 V \text{ to } 5.5 V$	-	1.2	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = -20 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -6 mA	3.98	4.32	-	3.84	-	3.7	-	V
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}; V_{CC} = 4.5 \text{ V}$								
	output voltage	I _O = 20 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 6.0 mA	-	0.15	0.26	-	0.33	-	0.4	V
I	input leakage current	$V_1 = V_{CC}$ or GND; $V_{CC} = 5.5 V$	-	-	±0.1	-	±1.0	-	±1.0	μA
I _{CC}	supply current		-	-	8.0	-	80	-	160	μA
Δl _{CC}	additional supply current	$\label{eq:VI} \begin{array}{l} V_{I} = V_{CC} - 2.1 \ V;\\ \text{other inputs at } V_{CC} \ \text{or GND};\\ V_{CC} = 4.5 \ V \ \text{to } 5.5 \ V; \ I_{O} = 0 \ \text{A} \end{array}$								
		per input pin; nCP	-	40	144	-	180	-	196	μA
		per input pin; nMR	-	100	360	-	450	-	490	μA
Cı	input capacitance		-	3.5	-					pF

Dual 4-bit binary ripple counter

10. Dynamic characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see Figure 11.

Symbol	Parameter	Conditions		25 °C		-40 °C	to +85 °C	_40 °C	to +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
74HC393	3							_		
t _{pd}	propagation	nCP to nQ0; see Figure 9	[1]							
	delay	V _{CC} = 2.0 V	-	41	125	-	155	-	190	ns
		V _{CC} = 4.5 V	-	15	25	-	31	-	38	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	12	-	-	-	-	-	ns
		$V_{CC} = 6.0 V$	-	12	21	-	26	-	32	ns
		nQx to nQ(x+1); see <u>Figure 9</u>	11							
		V _{CC} = 2.0 V	-	14	45	-	55	-	70	ns
		V _{CC} = 4.5 V	-	5	9	-	11	-	14	ns
		V _{CC} = 5 V; C _L = 15 pF	-	5	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	4	8	-	9	-	12	ns
t _{PHL}	HIGH to	nMR to nQx; see Figure 10								
	LOW	V _{CC} = 2.0 V	-	39	140	-	175	-	210	ns
	propagation delay	V _{CC} = 4.5 V	-	14	28	-	35	-	42	ns
		V _{CC} = 5 V; C _L = 15 pF	-	11	-	-	-	-	-	ns
		V _{CC} = 6.0 V	-	11	24	-	30	-	36	ns
t _t	transition	Qn; see Figure 9	[2]							
	time	V _{CC} = 2.0 V	-	19	75	-	95	-	110	ns
		V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
		V _{CC} = 6.0 V	-	6	13	-	16	-	19	ns
tw	pulse width	nCP HIGH or LOW; see Figure 9								
		V _{CC} = 2.0 V	80	17	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	6	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	5	-	17	-	20	-	ns
		nMR HIGH; see Figure 10								
		V _{CC} = 2.0 V	80	19	-	100	-	120	-	ns
		V _{CC} = 4.5 V	16	7	-	20	-	24	-	ns
		$V_{CC} = 6.0 V$	14	6	-	17	-	20	-	ns
t _{rec}	recovery	nMR to nCP; see Figure 10								1
	time	V _{CC} = 2.0 V	5	3	-	5	-	5	-	ns
		V _{CC} = 4.5 V	5	1	-	5	-	5	-	ns
		V _{CC} = 6.0 V	5	1	-	5	-	5	-	ns

Dual 4-bit binary ripple counter

Symbol Parameter		Conditions		25 °C		–40 °C to +85 °C		–40 °C to +125 °C		Unit
			Min	Тур	Max	Min	Max	Min	Max	-
f _{clk(max)}	maximum	see Figure 9								
	clock	V _{CC} = 2.0 V	6	30	-	5	-	4	-	MHz
	frequency	V _{CC} = 4.5 V	30	90	-	24	-	20	-	MHz
		V _{CC} = 5 V; C _L = 15 pF	-	99	-	-	-	-	-	MHz
		V _{CC} = 6.0 V	35	107	-	28		24	-	MHz
C _{PD}	power dissipation capacitance	$C_L = 50 \text{ pF}; f = 1 \text{ MHz};$ $V_I = \text{GND to } V_{CC}$	3] -	23	-	-	-	-	-	pF
74HCT39	3									
t _{pd}	propagation	nCP to nQ0; see Figure 9	1							
	delay	V _{CC} = 4.5 V	-	15	25	-	31	-	38	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	20	-	-	-	-	-	ns
		nQx to nQ(x+1);	1							
		V _{CC} = 4.5 V	-	6	10	-	13	-	15	ns
		$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	6	-	-	-	-	-	ns
t _{PHL}	HIGH to	nMR to nQx; see Figure 10								
	LOW propagation	$V_{CC} = 4.5 V$	-	18	32	-	40	-	48	ns
	delay	$V_{CC} = 5 \text{ V}; \text{ C}_{L} = 15 \text{ pF}$	-	15	-	-	-	-	-	ns
t _t	transition	Qn; see Figure 9	2]							
	time	V _{CC} = 4.5 V	-	7	15	-	19	-	22	ns
t _W	pulse width	n CP HIGH or LOW; see <u>Figure 9</u>								
		V _{CC} = 4.5 V	19	11	-	24	-	29	-	ns
		nMR HIGH; see Figure 10								
		V _{CC} = 4.5 V	16	6	-	20	-	24	-	ns
t _{rec}	recovery time	nMR to nCP; see <u>Figure 10</u>								
		V _{CC} = 4.5 V	5	0	-	5	-	5	-	ns
f _{clk(max)}	maximum	see Figure 9								
	clock frequency	V _{CC} = 4.5 V	27	48	-	22	-	18	-	MHz
	nequency	V _{CC} = 5 V; C _L = 15 pF	-	53	-	-	-	-	-	MHz

Table 7. Dynamic characteristics ... continued MD_{int} MD_{int}

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see Figure 11

Dual 4-bit binary ripple counter

Table 7. Dynamic characteristics ...continued

Voltages are referenced to GND (ground = 0 V); $C_L = 50 \text{ pF}$ unless otherwise specified; for test circuit see <u>Figure 11</u>.

Symbol	Parameter	Conditions		25 °C		-40 °C 1	to +85 °C	-40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
C _{PD}	power dissipation capacitance	$\label{eq:CL} \begin{array}{ll} C_L = 50 \text{ pF}; \text{ f} = 1 \text{ MHz}; \\ V_I = \text{GND to } V_{CC} - 1.5 \text{ V} \end{array}$	-	25	-	-	-	-	-	pF

[1] t_{pd} is the same as t_{PLH} and t_{PHL} .

[2] t_t is the same as t_{THL} and t_{TLH} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 $f_o = output$ frequency in MHz;


 C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of outputs.

10.1 Waveforms



frequency


Table 8.Measurement points

Туре	Input	Output
	V _M	V _M
74HC393	0.5V _{CC}	0.5V _{CC}
74HCT393	1.3 V	1.3 V

NXP Semiconductors

74HC393; 74HCT393

Dual 4-bit binary ripple counter




11 of 21

NXP Semiconductors

74HC393; 74HCT393

Dual 4-bit binary ripple counter



Туре	Input		Load
	VI	t _r , t _f	CL
74HC393	V _{CC}	6 ns	15 pF, 50 pF
74HCT393	3 V	6 ns	15 pF, 50 pF

Dual 4-bit binary ripple counter

11. Package outline





Fig 12. Package outline SOT108-1 (SO14)

Dual 4-bit binary ripple counter



74HC_HCT393 **Product data sheet**

Dual 4-bit binary ripple counter




Fig 14. Package outline SOT337-1 (SSOP14)

74HC_HCT393

Dual 4-bit binary ripple counter





Fig 15. Package outline SOT402-1 (TSSOP14)

All information provided in this document is subject to legal disclaimers.

74HC_HCT393

Dual 4-bit binary ripple counter



DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1

Fig 16. Package outline SOT762-1 (DHVQFN14)

74HC_HCT393 Product data sheet

Dual 4-bit binary ripple counter

12. Abbreviations

Table 10. Abbreviations		
Acronym	Description	
CMOS	Complementary Metal-Oxide Semiconductor	
DUT	Device Under Test	
ESD	ElectroStatic Discharge	
HBM	Human Body Model	
MM	Machine Model	

13. Revision history

Table 11.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
74HC_HCT393 v.5	20140401	Product data sheet	-	74HC_HCT393 v.4
Modifications:	The conditions for C _{PD} have been corrected (errata).			
74HC_HCT393 v.4	20130516	Product data sheet	-	74HC_HCT393 v.3
Modifications:	The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors.			
	 Legal texts had 	we been adapted to the r	new company name	where appropriate.
74HC_HCT393 v.3	20050906	Product data sheet	-	74HC_HCT393_CNV v.2
74HC_HCT393_CNV v.2	19901201	Product specification	-	-

14. Legal information

14.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

14.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

14.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors products product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

© NXP Semiconductors N.V. 2014. All rights reserved.

74HC HCT393

Dual 4-bit binary ripple counter

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

14.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

15. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

20 of 21

Dual 4-bit binary ripple counter

16. Contents

1	General description 1
2	Features and benefits 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 3
5.1	Pinning 3
5.2	Pin description 4
6	Functional description 5
7	Limiting values 5
8	Recommended operating conditions 6
9	Static characteristics 6
10	Dynamic characteristics 8
10.1	Waveforms
11	Package outline 13
12	Abbreviations 18
13	Revision history 18
14	Legal information 19
14.1	Data sheet status 19
14.2	Definitions 19
14.3	Disclaimers 19
14.4	Trademarks 20
15	Contact information 20
16	Contents 21

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 1 April 2014 Document identifier: 74HC_HCT393