

DM74LS193

Synchronous 4-Bit Binary Counter with Dual Clock

The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change together when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four master-slave flip-flops are triggered by a LOW-to-HIGH level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is held HIGH.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.



September 1986 Revised March 2000

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock

General Description

The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change together when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters.

The outputs of the four master-slave flip-flops are triggered by a LOW-to-HIGH level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is held HIGH

The counter is fully programmable; that is, each output may be preset to either level by entering the desired data at the inputs while the load input is LOW. The output will change independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

A clear input has been provided which, when taken to a high level, forces all outputs to the low level; independent

of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements of clock drivers, etc., required for long words.

These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up and down counting functions. The borrow output produces a pulse equal in width to the count down input when the counter underflows. Similarly, the carry output produces a pulse equal in width

to the count down input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count down and count up inputs respectively of the succeeding counter.


Features

- Fully independent clear input
- Synchronous operation
- Cascading circuitry provided internally
- Individual preset each flip-flop


Ordering Code:

Order Number	Package Number	Package Description
DM74LS193M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body
DM74LC400NL	NACE	ACL and Dinetic Develop Line Devices (DDID), IEDEC MC 004, 0,000° Wide

Connection Diagram



LOAD (11)



 $\label{thm:bound} \mbox{Note B: When counting up, count-down input must be HIGH; when counting down, count-up input must be HIGH.}$

Absolute Maximum Ratings(Note 1)

Operating Free Air Temperature Range

Supply Voltage

Input Voltage

-65°C to +125°C for actual device operation. Storage Temperature Range

Note 1: The "Absolute Maximum Ratings" are those values beyond which Note 1: The Adsolute maximum ratings are unless values beyond the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. 7V The "Recommended Operating Conditions" table will define the conditions

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V
V _{IH}	HIGH Level Input Voltage	2			V
V _{IL}	LOW Level Input Voltage			0.8	V
I _{OH}	HIGH Level Output Current			-0.4	mA
I _{OL}	LOW Level Output Current			8	mA
f _{CLK}	Clock Frequency (Note 2)	0		25	MHz
	Clock Frequency (Note 3)				IVII IZ
t _W	Pulse Width of any Input (Note 4)	20			ns
t _{SU}	Data Setup Time (Note 4)	20			ns
t _H	Data Hold Time (Note 4)	0			ns
t _{EN}	Enable Time to Clock (Note 4)	40			ns
T _A	Free Air Operating Temperature	0		70	°C

Note 2: $C_L = 15$ pF, $R_L = 2$ k Ω , $I_A = 25$ °C and $V_{CC} = 5V$.

Note 3: $C_L=50$ pF, $R_L=2~k\Omega,~I_A=25^{\circ}C$ and $V_{CC}=5V.$

Note 4: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

DC Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Cymbol	i arameter	Conditions		(Note 5)		Onits
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$			-1.5	V
V _{OH}	HIGH Level Output	V _{CC} = Min, I _{OH} = Max	2.5	3.4		V
	Voltage	V _{IL} = Max, V _{IH} = Min	2.7	3.4		v
V _{OL}	LOW Level Output	V _{CC} = Min, I _{OL} = Max		0.25	0.4	
	Voltage	V _{IL} = Max, V _{IH} = Min		0.35	0.5	V
		I _{OL} = 4 mA, V _{CC} = Min		0.25	0.4	
T _I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 7V$			0.1	mA
I _{IH}	HIGH Level Input Current	$V_{CC} = Max, V_I = 2.7V$			20	μΑ
I _{IL}	LOW Level Input Current	$V_{CC} = Max, V_I = 0.4V$			-0.4	mA
I _{OS}	Short Circuit	V _{CC} = Max	-20		-100	mA
	Output Current	(Note 6)	-20		-100	IIIA
I _{CC}	Supply Current	V _{CC} = Max (Note 7)		19	34	mA

Note 5: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.


Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second.


 $\textbf{Note 7:} \ \textbf{I}_{\text{CC}} \ \text{is measured with all outputs open, CLEAR and LOAD inputs grounded, and all other inputs at 4.5V.}$


AC Electrical Characteristics

		From (Input)					
Symbol	Parameter	To (Output)	C _L =	15 pF	C _L = 50 pF		Units
			Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency		25		20		MHz
t _{PLH}	Propagation Delay Time	Count Up		26		30	
	LOW-to-HIGH Level Output	to Carry		20		30	ns
t _{PHL}	Propagation Delay Time	Count Up		24		36	
	HIGH-to-LOW Level Output	to Carry		24		36	ns
t _{PLH}	Propagation Delay Time	Count Down		24		29	ns
	LOW-to-HIGH Level Output	to Borrow		24	29		115
t _{PHL}	Propagation Delay Time	Count Down		24		32	ns
	HIGH-to-LOW Level Output	to Borrow		24		32	
t _{PLH}	Propagation Delay Time	Either Count		38		45	ns
	LOW-to-HIGH Level Output	to Any Q		30			
t _{PHL}	Propagation Delay Time	Either Count		47		54	ns
	HIGH-to-LOW Level Output	to Any Q		41			
t _{PLH}	Propagation Delay Time	Load to		40		41	
	LOW-to-HIGH Level Output	Any Q		40	41		ns
t _{PHL}	Propagation Delay Time	Load to		40		47	
	HIGH-to-LOW Level Output	Any Q		40		47	ns
t _{PHL}	Propagation Delay Time	Clear to		25		44	
	HIGH-to-LOW Level Output	Any Q		35		44	ns


Physical Dimensions inches (millimeters) unless otherwise noted







16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0150" Narrow Body Package Number M16A



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E


Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com



Synchronous 4-Bit Up/Down Binary Counter with Dual Clock

Generic P/N 74LS193

Contents

General Description

Features

Datasheet

Availability, Models, Samples & Pricing

General Description

1 of 3 8/4/00 1:59 PM

The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is 1 by having all flip-flops clocked simultaneously, so that the outputs change together when so instruct he steering logic. This mode of operation eliminates the output counting spikes normally associated asynchronous (ripple-clock) counters.

The outputs of the four master-slave flip-flops are triggered by a LOW-to-HIGH level transition of count (clock) input. The direction of counting is determined by which count input is pulsed while the count input is held HIGH.

The counter is fully programmable; that is, each output may be preset to either level by entering the data at the inputs while the load input is LOW. The output will change independently of the count property This feature allows the counters to be used as modulo-N dividers by simply modifying the count ler the preset inputs.

A clear input has been provided which, when taken to a high level, forces all outputs to the low level independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the requirements of clock drivers, etc., required for long words.

These counters were designed to be cascaded without the need for external circuitry. Both borrow a outputs are available to cascade both the up and down counting functions. The borrow output produ pulse equal in width to the count down input when the counter underflows.

Similarly, the carry output produces a pulse equal in width to the count down input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs count down and count up inputs respectively of the succeeding counter.

Features

- Fully independent clear input
- Synchronous operation
- Cascading circuitry provided internally
- Individual preset each flip-flop

Datasheet

Receive datasheet via E-mail or download now; use Adobe Acrobat to view...



Availability, Models, Samples & Pricing

2 of 3 8/4/00 1:59 PM

Part Number	Grade	Package		Status	Models		Budgetary Pricing		Std	Packaş
Fart Number		Type	# pins	Status	SPICE	IBIS	Quantity	\$US ea	Pack Size	Markii
DM74LS193MX	Comm	SOIC	16	Full Production	N/A	N/A	1-24 25-99 100-1000	\$0.6670 \$0.50 \$0.40	N/A	\$Y&Z DM74
DM74LS193M	Comm	SOIC	16	Full Production	N/A	N/A	1-24 25-99 100-1000	\$0.6670 \$0.50 \$0.40	N/A	\$Y&Z DM74
DM74LS193N	Comm	MDIP	16	Full Production	N/A	N/A		\$0.5560 \$0.4170 \$0.3330	N/A	\$Y&Z& DM74
DM74LS193CW Comm wafer		Preliminary	N/A	N/A		N/A	N/A			
□										

<u>Home</u>

Quick Search Company What's New Products Search Tools Contact Fairchild

3 of 3