# Self-Protected Low Side Driver with Temperature and Current Limit

NCV8401A/B is a three terminal protected Low-Side Smart Discrete device. The protection features include overcurrent, overtemperature, ESD and integrated Drain-to-Gate clamping for overvoltage protection. This device offers protection and is suitable for harsh automotive environments.

#### **Features**

- Short Circuit Protection
- Thermal Shutdown with Automatic Restart
- Over Voltage Protection
- Integrated Clamp for Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

#### **Typical Applications**

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial





#### ON Semiconductor®

#### www.onsemi.com

V <sub>DSS</sub> (Clamped)	R <sub>DS(ON)</sub> TYP	I <sub>D</sub> MAX (Limited)
42 V	23 mΩ @ 10 V	33 A*

\*Max current may be limited below this value depending on input conditions.





Y = Year

WW = Work Week 1 = Gate xxxxx = 8401A or 8401B 2 = Drain G = Pb-Free Package 3 = Source

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NCV8401ADTRKG	DPAK (Pb-Free)	2500/Tape & Reel
NCV8401BDTRKG	DPAK (Pb-Free)	2500/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

#### **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Rating		Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped			42	V
Drain-to-Gate Voltage Internally Clamped (R <sub>0</sub>	<sub>SS</sub> = 1.0 MΩ)	$V_{DGR}$	42	V
Gate-to-Source Voltage		V <sub>GS</sub>	±14	V
Drain Current – Continuous		I <sub>D</sub>	Internally Limited	
Total Power Dissipation  @ $T_A = 25^{\circ}C$ (Note 1)  @ $T_A = 25^{\circ}C$ (Note 2)		P <sub>D</sub>	1.1 2.0	W
Thermal Resistance,  Junction-to-Case  Junction-to-Ambient (Note 1)  Junction-to-Ambient (Note 2)		$egin{array}{l} R_{ hetaJC} \ R_{ hetaJA} \ R_{ hetaJA} \end{array}$	1.6 110 60	°C/W
Single Pulse Drain–to–Source Avalanche Energy ( $V_{DD}$ = 25 Vdc, $V_{GS}$ = 5.0 Vdc, $I_{L}$ = 3.65 Apk, $L$ = 120 mH, $R_{G}$ = 25 $\Omega$ , $T_{Jstart}$ = 150	o°C) (Note 3)	E <sub>AS</sub>	800	mJ
Load Dump Voltage (V <sub>GS</sub> = 0 and 10 V, R <sub>I</sub> = $2.0~\Omega$ , R <sub>L</sub> = $3.0~\Omega$ , t <sub>d</sub> = $400~ms$ )			65	V
Operating Junction Temperature			-40 to 150	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Minimum FR4 PCB, steady state.

- 2. Mounted onto a 2" square FR4 board (1" square, 2 oz. Cu 0.06" thick single–sided, t = steady state).
- 3. Not subject to production testing.




Figure 1. Voltage and Current Convention

#### $\textbf{MOSFET ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}\text{C unless otherwise noted})$

Characte	Symbol	Min	Тур	Max	Unit	
OFF CHARACTERISTICS		•			•	
Drain-to-Source Clamped Breakdown Vo (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 $\mu$ Adc) (V <sub>GS</sub> = 0 Vdc, I <sub>D</sub> = 250 $\mu$ Adc, T <sub>O</sub>	V <sub>(BR)DSS</sub>	42 42	46 44	50 50	Vdc	
Zero Gate Voltage Drain Current $(V_{DS} = 32 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = 32 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J})$	= 150°C) (Note 4)	I <sub>DSS</sub>		1.5 6.5	5.0	μAdc
Gate Input Current (V <sub>GS</sub> = 5.0 Vdc, V <sub>DS</sub> = 0 Vdc)		I <sub>GSSF</sub>		50	100	μAdc
ON CHARACTERISTICS						
Gate Threshold Voltage $(V_{DS} = V_{GS}, I_D = 1.2 \text{ mAdc})$ Threshold Temperature Coeffici	ent	V <sub>GS(th)</sub>	1.0	1.8 5.0	2.0	Vdc -mV/°C
Static Drain-to-Source On-Resistance (N $_{GS}$ = 10 Vdc, $I_D$ = 5.0 Adc, $T_J$ (V $_{GS}$ = 10 Vdc, $I_D$ = 5.0 Adc, $T_J$	R <sub>DS(on)</sub>		23 43	29 55	mΩ	
Static Drain-to-Source On-Resistance (N $_{GS}$ = 5.0 Vdc, I $_{D}$ = 5.0 Adc, T $_{CS}$ (V $_{GS}$ = 5.0 Vdc, I $_{D}$ = 5.0 Adc, T	R <sub>DS(on)</sub>		28 50	34 60	mΩ	
Source-Drain Forward On Voltage (I <sub>S</sub> = 5 A, V <sub>GS</sub> = 0 V)	V <sub>SD</sub>		0.80	1.1	V	
SWITCHING CHARACTERISTICS (Note	4)	•	!		!	*
Turn-ON Time (10% V <sub>IN</sub> to 90% I <sub>D</sub> )	V <sub>IN</sub> = 0 V to 5 V, V <sub>DD</sub> = 25 V	t <sub>ON</sub>		41	50	μs
Turn-OFF Time (90% V <sub>IN</sub> to 10% I <sub>D</sub> )	$I_D = 1.0 \text{ A}, \text{ Ext } R_G = 2.5 \Omega$	t <sub>OFF</sub>		129	150	1
Turn-ON Time (10% V <sub>IN</sub> to 90% I <sub>D</sub> )	V <sub>IN</sub> = 0 V to 10 V, V <sub>DD</sub> = 25 V.	t <sub>ON</sub>		16	25	
Turn-OFF Time (90% V <sub>IN</sub> to 10% I <sub>D</sub> )	$I_D = 1.0 \text{ A}, \text{ Ext R}_G = 2.5 \Omega$	t <sub>OFF</sub>		164	180	1
Slew-Rate ON (80% V <sub>DS</sub> to 50% V <sub>DS</sub> )	$V_{in} = 0$ to 10 V, $V_{DD} = 12$ V,	-dV <sub>DS</sub> /dt <sub>ON</sub>		1.27	2.0	V/μs
Slew-Rate OFF (50% V <sub>DS</sub> to 80% V <sub>DS</sub> )	$V_{in}$ = 0 to 10 V, $V_{DD}$ = 12 V, $R_L$ = 4.7 $\Omega$	dV <sub>DS</sub> /dt <sub>OFF</sub>		0.36	0.75	
SELF PROTECTION CHARACTERISTIC	<b>S</b> ( $T_J = 25^{\circ}C$ unless otherwise noted)					
Current Limit	$V_{GS} = 5.0 \text{ V}, V_{DS} = 10 \text{ V}$ $V_{GS} = 5.0 \text{ V}, T_{J} = 150^{\circ}\text{C (Note 4)}$	I <sub>LIM</sub>	25 11	30 16	35 21	Adc
	$V_{GS} = 10 \text{ V}, V_{DS} = 10 \text{ V}$ $V_{GS} = 10 \text{ V}, T_J = 150^{\circ}\text{C} \text{ (Note 4)}$		30 18	35 25	40 28	
Temperature Limit (Turn-off)	$V_{GS} = 5.0 \text{ V (Note 4)}$	T <sub>LIM(off)</sub>	150	175	200	°C
Thermal Hysteresis	V <sub>GS</sub> = 5.0 V	$\Delta T_{LIM(on)}$		15		°C
Temperature Limit (Turn-off)	V <sub>GS</sub> = 10 V (Note 4)	T <sub>LIM(off)</sub>	150	165	185	°C
Thermal Hysteresis	V <sub>GS</sub> = 10 V	$\Delta T_{LIM(on)}$		15		°C
GATE INPUT CHARACTERISTICS (Note		1	•		•	1
Device ON Gate Input Current	$V_{GS} = 5 \text{ V I}_{D} = 1.0 \text{ A}$	I <sub>GON</sub>		50	100	μΑ
	$V_{GS} = 10 \text{ V } I_D = 1.0 \text{ A}$			400	700	
Current Limit Gate Input Current	$V_{GS} = 5 \text{ V}, V_{DS} = 10 \text{ V}$	I <sub>GCL</sub>		0.1	0.5	mA
	$V_{GS} = 10 \text{ V}, V_{DS} = 10 \text{ V}$			0.7	1.0	
Thermal Limit Fault Gate Input Current	$V_{GS} = 5 \text{ V}, V_{DS} = 10 \text{ V}$ $V_{GS} = 10 \text{ V}, V_{DS} = 10 \text{ V}$	I <sub>GTL</sub>		0.6	1.0	mA
			2.0	4.0		
ESD ELECTRICAL CHARACTERISTICS	$(T_J = 25^{\circ}C \text{ unless otherwise noted}) (N_J = 25^{\circ}C \text{ unless otherwise noted})$	<del>,                                    </del>	1		1	
Electro-Static Discharge Capability Human Body Model (HBM) Machine Model (MM)	ESD	4000 400			V	

<sup>4.</sup> Not subject to production testing.
5. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.

#### **TYPICAL PERFORMANCE CURVES**





Figure 6. On-state Output Characteristics at 25°C

Figure 7. Transfer Characteristics (V<sub>DS</sub> = 10 V)

#### **TYPICAL PERFORMANCE CURVES**




 $T_{J}\ (^{\circ}C)$  Figure 12. Current Limit vs. Junction Temperature (V<sub>DS</sub> = 10 V)

Figure 13. Drain-to-Source Leakage Current  $(V_{GS} = 0 V)$ 

 $V_{DS}(V)$ 


#### **TYPICAL PERFORMANCE CURVES**



1.0 0.9 -40°C 8.0 25°C  $V_{SD}(V)$ 0.7 100°C 0.6 150°C 0.5 0.4 2 5 6 8 9 10 3 4 I<sub>S</sub> (A)

Figure 14. Normalized Threshold Voltage vs. Temperature ( $I_D = 1.2 \text{ mA}, V_{DS} = V_{GS}$ )

Figure 15. Source–Drain Diode Forward Characteristics ( $V_{GS} = 0 V$ )







Figure 16. Resistive Load Switching Time vs. Gate–Source Voltage ( $V_{DD}$  = 25 V,  $I_{D}$  = 5 A,  $R_{G}$  = 0  $\Omega$ )

Figure 17. Resistive Load Switching Drain–Source Voltage Slope vs. Gate–Source Voltage ( $V_{DD}$  = 25 V,  $I_{D}$  = 5 A,  $R_{G}$  = 0  $\Omega$ )






Figure 18. Resistive Load Switching Time vs. Gate Resistance ( $V_{DD} = 25 \text{ V}$ ,  $I_D = 5 \text{ A}$ )

Figure 19. Drain–Source Voltage Slope during Turn On and Turn Off vs. Gate Resistance  $(V_{DD}=25\ V,\ I_D=5\ A)$ 

#### **TYPICAL PERFORMANCE CURVES**




Figure 20.  $R_{\theta JA}$  vs. Copper Area




Figure 21. Transient Thermal Resistance

# **TEST CIRCUITS AND WAVEFORMS**




Figure 22. Resistive Load Switching Test Circuit




Figure 23. Resistive Load Switching Waveforms

#### **TEST CIRCUITS AND WAVEFORMS**




Figure 24. Inductive Load Switching Test Circuit





Figure 25. Inductive Load Switching Waveforms



# **DPAK (SINGLE GAUGE)** CASE 369C ISSUE G

**DATE 31 MAY 2023** 






- DIMENSIONING AND TOLERANCING ASME Y14.5M, 1994. CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS 63,
- L3. AND Z. L3, AND Z.


  DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR
  GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
  DIMENSIONS D AND E ARE DETERMINED AT THE
  OUTERMOST EXTREMES OF THE PLASTIC BODY.
  DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.
  DETININAL MOLD ESCALUPE.

- OPTIONAL MOLD FEATURE.

DIM	INC	INCHES		MILLIMETERS		
DIM	MIN.	MAX.	MIN.	MAX.		
Α	0.086	0.094	2.18	2.38		
A1	0.000	0.005	0.00	0.13		
ø	0.025	0.035	0.63	0.89		
b2	0.028	0.045	0.72	1.14		
<b>b</b> 3	0.180	0.215	4.57	5.46		
Ū	0.018	0.024	0.46	0.61		
c2	0.018	0.024	0.46	0.61		
D	0.235	0.245	5.97	6.22		
Ε	0.250	0.265	6.35	6.73		
е	0.090	BSC	2.29 BSC			
Η	0.370	0.410	9.40	10.41		
L	0.055	0.070	1.40	1.78		
L1	0.114	0.114 REF		2.90 REF		
L2	0.020 B2C		0.51 BSC			
L3	0.035	0.050	0.89	1.27		
L4		0.040	-	1.01		
Z	0.155		3.93			

# TOP VIEW






BOTTOM VIEW

2.58

BOTTOM VIEW ALTERNATE

5.80 CONSTRUCTIONS [0.228] 6.20 -L2 GAUGE PLANE [0.244] С Δ1 3.00 [0.102] DETAIL A [0.118] ROTATED 90° CW 1.60 [0.063] 6.17

#### **GENERIC MARKING DIAGRAM\***



XXXXXX	= Device Code
Α	= Assembly Location
L	= Wafer Lot
Υ	= Year
WW	= Work Week
G	= Pb-Free Package

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DUWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

[0.243] RECOMMENDED MOUNTING FOOTPRINT\*

STYLE 1: PIN 1. BASE 2. COLLECTOR 3. EMITTER 4. COLLECTOR	STYLE 2:	STYLE 3:	STYLE 4:	STYLE 5:
	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE	PIN 1. GATE
	2. DRAIN	2. CATHODE	2. ANODE	2. ANODE
	3. SOURCE	3. ANODE	3. GATE	3. CATHODE
	4. DRAIN	4. CATHODE	4. ANODE	4. ANODE

STYLE 7: PIN 1. GATE 2. COLLECTOR STYLE 6: STYLE 8: STYLE 9: STYLE 10: PIN 1. CATHODE 2. ANODE 3. CATHODE PIN 1. MT1 2. MT2 PIN 1. N/C 2. CATHODE 3. ANODE PIN 1. ANODE 2. CATHODE 3 FMITTER 3 RESISTOR ADJUST 3 GATE 4. COLLECTOR 4. CATHODE 4. ANODE CATHODE

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON10527D	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales