

# Revision History 512Mb (64M x 8bits) SDRAM 54pin TSOP II Package

Revision	Details	Date
Rev 1.0	Initial Release	Dec. 2021

 $Alliance\ Memory\ Inc.\ 12815\ NE\ 124th\ St\ STE\#D,\ Kirkland,\ WA\ 98034,\ USA, Tel:\ +1(425)898-4456, Fax\ +1(425)896-8628$ 



## 1 Overview

This chapter gives an overview of the 512Mb Synchronous DRAM component product and describes its main characteristics.

### 1.1 Features

- Fully Synchronous to Positive Clock Edge
- Fast clock rate: 133 MHz
- Multiple Burst Read with Single Write Operation
- Four Banks controlled by BA0 & BA1
- Programmable Mode registers
  - CAS Latency: 1 or 2 or 3
  - Burst Length: 1, 2, 4, 8, or full pageBurst Type: Sequential or Interleaved
- Automatic and Controlled Precharge Command
- · Auto Refresh and Self Refresh
- 8192 refresh cycles/64ms(7.8 µs)
- Power down mode
- · Data Mask for Read / Write control
- Random Column Address every CLK (1-N Rule)
- Single +3.3V±0.3V power supply
- Operating Temperature Range:
  - Commercial: TA = 0~70°C
- Interface: LVTTL
- Package: 54Pin 400 mil plastic TSOP II
- Pb free and Halogen free

#### **Table 1. Key Specifications**

Speed Code		-7	Unit	
System Frequency (fCK)		133	MHz	
Max. Clock Frequency	@CL3	t <sub>CK3</sub>	7.5	ns
		$t_{AC3}$	5.4	ns
	@CL2	$t_{\rm CK2}$	10	ns
		$t_{AC2}$	6	ns

**Table 2. Ordering Information** 

Part Number	Frequency	Package	Temperature	Temp Range					
AS4C64M8SD-7TCN	133MHz	54 Pin TSOP II	Commercial	0°C to 70°C					

Confidential 2 of 20 12.2021 Rev1.0



### 1.2 Description

The AS4C64M8SD-7TCN is four bank Synchronous DRAMs organized as 4 banks x 16Mbit x 8 respectively. This synchronous device achieve high speed data transfer rates for CAS latencies by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock.

The device is designed to comply with all commercial standards set for synchronous DRAM products, both electrically and mechanically. All of the control, address, data input and output circuits are synchronized with the positive edge externally supplied clock

Operating the four memory banks in an interleave fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate is possible depending on burst length, CAS latency and speed grade of the device.

Auto Refresh (CBR) and Self Refresh operation are supported. These devices operate with a single  $3.3 \text{ V} \pm 0.3 \text{ V}$  power supply. All 512-Mbit components and available in 54pin TSOPII package.

Confidential 3 of 20 12.2021 Rev1.0



# 2 Configuration

This chapter contains the pin configuration table, the TSOP package drawing,

## 2.1 Pin Description

Listed below are the pin configurations sections for the various signals of the SDRAM

**Table 3.**Configuration TSOP-54

Name	Pin Type	Buffer Type	Function		
Clock Signals					
CLK	I	LVTTL	Clock Signal CK		
CKE	I	LVTTL	Clock Enable		
			Note: Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiating either the Power Down mode, Suspend mode, or the Self Refresh mode.		
Control Signa	ls				
RAS	I	LVTTL	Row Address Strobe		
CAS	I	LVTTL	Column Address Strobe		
WE	I	LVTTL	Write Enable		
CS	I	LVTTL	Chip Select		
Address Signa	als	•			
			Bank Address Signals 1:0		
BA0~BA1	I	LVTTL	Note: Bank Select Inputs. Bank address inputs selects which of the four banks a command applies to.		
			Address Signal 9:0, Address Signal 10/Auto precharge		
			Note: During a Bank Activate command cycle, A0-A12 define the row address (RA0-RA12) when sampled at the rising clock edge. During a Read or Write command cycle, A0-An define the column address (CA0-CAn) when sampled at the rising clock edge. CAn depends upon the SDRAM organization:  64M x8 SDRAM CAn = CA9,CA11 (Page Length = 2048bits)		
A0~A12	I	LVTTL	In addition to the column address, A10 (= AP) is used to invoke the auto pre charge operation at the end of the burst read or write cycle. If A10 is high, auto pre charge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, auto pre charge is disabled. During a Precharge command cycle, A10 (= AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will be precharged regardless of the state of BA0 and BA1. If A10 is low, then BA0 and BA1 are used to define which bank to precharge.		

Confidential 4 of 20 12.2021 Rev1.0



Name	Pin Type	Buffer Type	Function
Data Signals			
DQ0~DQ7	I/O	LVTTL	Data Signal 7:0
DQM(x8)	I	LVTTL	Data Mask for DQ0~DQ7


#### **Power Supplies**

$V_{DDQ}$	Suply	_	Power Supply for DQs				
$V_{DD}$	Suply	_	Power Supply				
$V_{SSQ}$	Suply	_	Power Supply Ground for DQs				
$V_{SS}$	Suply	_	Power Supply Ground				
Not Connecte	Not Connected						
NC	NC		Not Connected				

**Confidential** 5 of 20 12.2021 Rev1.0



Figure 1





# 3 Functional Description

## 3.1 Operation Definition

All of SDRAM operations are defined by states of control signals  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , and DQM at the positive edge of the clock. The following list shows the truth table for the operation commands.

# Table 4 Truth table

Operation	Device State	CKE n-1 <sup>1)2)</sup>	CKE n <sup>1)2)</sup>	DQM 1)2)	BA0 BA1 <sup>1)2)</sup>	AP= A10 <sup>1)2)</sup>	Addr.	CS 1)2)	RAS 1)2)	CAS 1)2)	WE
Bank Active	Idle <sup>3)</sup>	Н	Χ	Χ	V	٧	V	L	L	Н	Н
Bank Precharge	Any	Н	Χ	Χ	V	L	Χ	L	L	Н	L
Precharge All	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L
Write	Active <sup>3)</sup>	Н	Χ	Χ	V	L	V	L	Н	L	L
Write with Auto pre charge	Active <sup>3)</sup>	Н	Х	Х	V	Н	V	L	Н	L	L
Read	Active <sup>3)</sup>	Н	Χ	Х	V	L	V	L	Н	L	Н
Read with Auto pre charge	Active <sup>3)</sup>	Н	Х	Х	V	Н	V	L	Н	L	Н
Mode Register Set	Idle	Н	Х	Х	V	V	V	L	L	L	L
No Operation	Any	Н	Χ	Χ	Х	Х	Χ	L	Н	Н	Н
Burst Stop	Active	Н	Χ	Χ	Х	Х	Χ	L	Н	Н	L
Device Deselect	Any	Н	Х	Х	Х	Х	Χ	Н	Х	Х	Х
Auto Refresh	Idle	Н	Н	Χ	Х	Х	Χ	L	L	L	Н
Self Refresh Entry	Idle	Н	L	Χ	Х	Х	Χ	L	L	L	Н
Self Refresh Exit	Idle (Self Refr.)	L	Н	Χ	Х	Х	Χ	Н	Χ	Χ	Х
								L	Н	Н	Х
Clock Suspend Entry	Active	Н	L	Χ	Х	Х	Χ	Χ	Χ	Х	Х
Power Down Entry (Precharge or active	Idle	Н	L	Х	Х	Х	Х	Н	Х	X	Х
standby)	Active	Ī						L	Н	Н	Н
Clock Suspend Exit	Active <sup>4)</sup>	L	Н	Χ	Х	Х	Χ	Χ	Χ	Х	Х
Power Down Exit	Any (Power	L	Н	Х	Х	Χ	Χ	Н	Х	Χ	Χ
	Down)							L	Н	Н	L
Data Write/Output Enable	Active	Н	Х	L	Х	Х	Х	Χ	X	X	Х
Data Write/Output Disable	Active	Н	Х	Н	Х	Х	Х	Χ	X	Х	Х

<sup>1)</sup> V = Valid, x = Don't Care, L = Low Level, H = High Level

Confidential 7 of 20 12.2021 Rev1.0

<sup>2)</sup> CKEn signal is input level when commands are provided, CKEn-1 signal is input level one clock before the commands are Provided

<sup>3)</sup> This is the state of the banks designated by BA0, BA1 signals.

<sup>4)</sup> Power Down Mode can not be entered in a burst cycle. When this command asserted in the burst mode cycle device is in clock suspend




### 3.2 Initialization

The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each users specific needs. Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner. During power on, all VDD and VDDQ pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed VDD + 0.3 V on any of the input pins or VDD supplies. The CLK signal must be started at the same time. After power on, an initial pause of 200 µs is required followed by a precharge of all banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of eight Auto Refresh cycles (CBR) are also required. These may be done before or after programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.

### 3.3 Mode Register Definition

The Mode register designates the operation mode at the read or write cycle. This register is divided into four fields. First, a Burst Length field which sets the length of the burst. Second, an Addressing Selection bit which programs the column access sequence in a burst cycle (interleaved or sequential). Third, a CAS Latency field to set the access time at clock cycle. Fourth, an Operation mode field to differentiate between normal operation (Burst read and burst Write) and special Burst Read and Single Write mode. After the initial power up, the mode set operation must be done before any activate command. Any content of the mode register can be altered by reexecuting the mode set command. All banks must be in precharged state and CKE must be high at least one clock before the mode set operation. After the mode register is set, a Standby or NOP command is required. Low signals of RAS, CAS, and WE at the positive edge of the clock activate the mode set operation. Address input data at this timing defines parameters to be set as shown in the previous table.



Confidential 8 of 20 12.2021 Rev1.0



# **Table 5**Mode Register Definition

Field	Bits	Type <sup>1)</sup>	Description
BL	[2:0]	W	Burst Length
			000 <sub>B</sub> 1,
			001 <sub>B</sub> 2,
			010 <sub>B</sub> 4,
			011 <sub>B</sub> 8,
			111 <sub>B</sub> Full Page (Sequential burst type only),
вт	[3]	W	Burst Type
			0 Sequential
			1 Interleaved
CL	[6:4]	W	CAS Latency
			Note: All other bit combinations are RESERVED.
			010 <sub>B</sub> <b>2</b>
			011 <sub>B</sub> <b>3</b>
MODE	[12:7]	W	Operation Mode Note: All other bit combinations are RESERVED
			O <sub>B</sub> Burst read / Burst write  1 <sub>B</sub> Burst read / Single write

<sup>1)</sup> W = write only register bit



## 3.4 Burst Type

Accesses within a given burst may be programmed to be sequential or interleaved; as shown in table 6.

**Table 6**Burst Definition

Burst Length	Star	ting Colum	nn Address	Order of	Accesses Within a Burst
	A2	A1	Α0	Type = Sequential	Type = Interleaved
2			0	0-1	0-1
			1	1-0	1-0
4		0	0	0-1-2-3	0-1-2-3
		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
8	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full page	n	I	1	Cn, Cn+1, Cn+2	not supported

#### Notes

- 1. For a burst length of two, A1-Ai selects the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-Ai selects the four-data-element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-Ai selects the eight-data- element block; A0-A2 selects the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.



### 3.5 Commands

#### **Refresh Mode**

SDRAM has two refresh modes, Auto Refresh and Self Refresh. Auto Refresh is similar to the CAS -before-RAS refresh of conventional DRAMs. All banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses and no bank information is required for both refresh modes.

The chip enters the Auto Refresh mode, when  $\overline{RAS}$  and  $\overline{CAS}$  are held low and CKE and  $\overline{WE}$  are held high at a clock timing. The mode restores word line after the refresh and no external precharge command is necessary. A minimum tRC time is required between two automatic refreshes in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation.

<u>The chip has an on-chip timer and the Self Refresh mode is available.</u> The mode restores the word lines after,  $RAS \ CAS$  and CKE are low and WE is high at a clock timing. All of external control signals including the clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit command, at least one tRC delay is required prior to any access command.

#### **Auto Precharge**

Two methods are available to precharge SDRAMs. In an automatic precharge mode, the CAS timing accepts one extra address, CA10, to determine whether the chip restores or not after the operation. If CA10 is high when a Read Command is issued, the Read with Auto-Precharge function is initiated. If CA10 is high when a Write Command is issued, the Write with Auto-Precharge function is initiated. The SDRAM automatically enters the precharge operation a time delay equal to tWR ("write recovery time") after the last data in. A burst operation with Auto-Precharge may only be interrupted by a burst start to another bank. It must not be interrupted by a precharge or a burst stop command.

#### **Precharge Command**

There is also a separate precharge command available. When  $\overline{RA}S$  and  $\overline{WE}$  are low and  $\overline{CAS}$  is high at a clock timing, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are used to define banks as shown in the following list. The precharge command can be imposed one clock before the last data out for CAS latency = 2 and two clocks before the last data out for CAS latency = 3. Writes require a time delay tWR ("write recovery time") of 2 clocks minimum from the last data out to apply the precharge command.

Table 7
Bank Selection by Address Bits

A10	BA0	BA1	
0	0	0	Bank 0
0	0	1	Bank 1
0	1	0	Bank 2
0	1	1	Bank 3
1	X	Х	All Banks

#### **Burst Termination**

Once a burst read or write operation has been initiated, there are several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, use a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid DQ contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the DQ pins before the Burst Stop Command is registered will be written to the memory.

Confidential 11 of 20 12.2021 Rev1.0



### 3.6 Operations

When  $\overline{RAS}$  is low and both  $\overline{CAS}$  and  $\overline{WE}$  are high at the positive edge of the clock, a  $\overline{RAS}$  cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the wordline are set. A  $\overline{CAS}$  cycle is triggered by  $\overline{RAS}$  setting high and  $\overline{CAS}$  low at a clock

timing after a necessary delay, tRCD from the  $\overline{RAS}$  timing.  $\overline{WE}$  is used to define either a read( $\overline{WE}$ =H) or a write( $\overline{WE}$ =L) at this stage.

SDRAM provides a wide variety of fast access modes. In a single CAS cycle, serial data read or write operations are allowed at up to a 166 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4 and 8 and full page. Column addresses are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the CAS timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence, if the first address is '2', then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using the sequential burst type and page length is a function of the I/O organization and column addressing. Full page burst operation does not self terminate once the burst length has been reached. In other words, unlike burst lengths of 2, 4 and 8, full page burst continues until it is terminated using another command.

Similar to the page mode of conventional DRAMs, burst read or write accesses on any column address are possible once the *RAS* cycle latches the sense amplifiers. The maximum tRAS or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycle is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies an operation change from a read to a write is possible by exploiting DQM to avoid bus contention.

When two or more banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two or more banks can realize fast serial data access modes among many different pages. Once two or more banks are activated, column to column interleave operation can be performed between different pages.

#### **DQM Function**

DQM has two functions for data I/O read and write operations. During reads, when it turns to "high" at a clock timing, data outputs are disabled and become high impedance after two clock delay (DQM Data Disable Latency tDQZ). It also provides a data mask function for writes. When DQM is activated, the write operation at the next clock is prohibited (DQM Write Mask Latency tDQW = zero clocks).

#### **Power Down**

In order to reduce standby power consumption, a power down mode is available. All banks must be precharged and the necessary Precharge delay (tRP) must occur before the SDRAM can enter the Power Down mode. Once the Power Down mode is initiated by holding CKE low, all of the receiver circuits except CLK and CKE are gated off. The Power Down mode does not perform any refresh operations, therefore the device can't remain in Power Down mode longer than the Refresh period (tREF) of the device. Exit from this mode is performed by taking CKE "high". One clock delay is required for Power Down mode entry and exit.

Confidential 12 of 20 12.2021 Rev1.0



# 4 Electrical Characteristics

## 4.1 Operating Conditions

Table 8
Absolute Maximum Ratings

Symbol	Item		Values	Unit	Note
VIN, VOUT	Input, Output Voltage		-1.0 ~ 4.6	V	
V <sub>DD</sub> , V <sub>DDQ</sub>	Power Supply Voltage		-1.0 ~ 4.6	V	
TA	Ambient Temperature	Commercial	0 ~ +70	°C	
Tstg	Storage Temperature		-55 ~ 105	°C	
TSOLDER	Soldering Temperature (10 seco	nds)	260	°C	
PD	Power Dissipation		1	W	
los	Short Circuit Output Current		50	mA	

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

Table 9

**Operating Temperature** 

Symbol	Parameter Parameter	Rating		Unit	Note/
		Min	Max		Test Condition
Toper	Operating temperature	0	70	°C	Commercial Temperature range

- 1) Operating Temperature is the operating ambient temperature surrounding the DRAM.
- 2) The operating temperature range are the temperatures where all DRAM specification will be supported.

Confidential 13 of 20 12.2021 Rev1.0



Table 10

#### **DC Characteristics**

Parameter	Symbol	Values		Unit	Note/	
		Min.	Max.		<b>Test Condition</b>	
Supply Voltage	$V_{DD}$	3.0	3.6	V	2)	
I/O Supply Voltage	$V_{DDQ}$	3.0	3.6	V	2)	
Input high voltage	$V_{IH}$	2.0	$V_{DDQ}$ +0.3	V	2)3)	
Input low voltage	$V_{IL}$	- 0.3	+0.8	٧	2)3)	
Output high voltage ( $I_{OUT} = -4.0 \text{ mA}$ )	$V_{OH}$	2.4	_	V	2)	
Output low voltage ( $I_{OUT}$ = 4.0 mA)	$V_{OL}$	_	0.4	V	2)	
Input leakage current, any input (0 V < $V_{\text{IN}}$ < $V_{\text{DD}}$ , all other inputs = 0 V)	$I_{IL}$	<b>-</b> 5	+5	μΑ	-	
Output leakage current (DQs are disabled, 0 V < $V_{\rm OUT}$ < $V_{\rm DDQ}$ )	$I_{OL}$	<b>-</b> 5	+5	μА	-	

<sup>1)</sup> All voltages are referenced to VSS

**Table 11**Input and Output Capacitances

Symbol	Parameter	Min.	Max.	Unit
C <sub>I1</sub>	Input Capacitances: CK, CK	2.5	3.5	pF
C <sub>I2</sub>	Input Capacitance (A0-A12, BA0, BA1, RAS, CAS, WE, CS, CKE, DQM)	2.5	3.8	pF
C <sub>I0</sub>	Input/Output Capacitance (DQ)	4.0	6.0	pF

<sup>1)</sup> VDD, VDDQ =  $3.3 \text{ V} \pm 0.3 \text{ V}$ , f = 1 MHz

<sup>2)</sup> VIH may overshoot to VDDQ + 2.0 V for pulse width of < 4ns with 3.3 V. VIL may undershoot to -2.0 V for pulse width < 4.0 ns with 3.3 V. Pulse width measured at 50% points with amplitude measured peak to DC reference.



### Table 12

#### D.C. Characteristics (VDD = $3.3V \pm 0.3V$ )

Description/Test condition	Symbol	IDD	Unit	Notes 1		
Description/Test condition	Syllibol	Тур.	Max.	Offic	Notes	
Operating Current tRC = tRC(min), Io = 0mA	IDD1	124	140	mA	2,3	
Precharge Standby Current in non-power down mode tCK =min, CS# = VIH,CKE ≥ VIL(max)	IDD2N	24	32	mA	2	
Precharge Standby Current in Power Down Mode tCK = min. CS =VIH,CKE ≤ VIL(max),	IDD2P	1	4	mA	2	
No Operating Current Active state (max. 4 banks) CS = VIH(min), CKE ≥VIH(min.),tCK = min,	IDD3N	26	35	mA	2	
No Operating Current Active state (max. 4 banks) CS = VIH(min), CKE ≤ VIL(max.) tCK = min,	IDD3P	2.5	6	mA	2	
Burst Operating Current Read/Write command cycling tCK = min	IDD4	95	120	mA	2,3	
Auto Refresh Current Auto Refresh command cycling tRC= tRC(min),tCK = min	IDD5	255	300	mA	4	
Self Refresh Current Self Refresh Mode, CKE ≤ 0.2V, tCK=infinity	IDD6	3	5	mA	-	

#### Notes:

<sup>1.</sup> The temperature from 0°C~70°C

<sup>2.</sup> These parameters depend on the cycle rate and these values are measured under the minimum value of tCK and tRC with outputs open. Input signals are changed one time during tCK.

<sup>3.</sup> These parameters are measured with continuous data stream during read access and all DQ toggling. CL=2 and BL=4 is assumed and the VDDQ current is excluded.

<sup>4.</sup>  $t_{RFC}$  =  $t_{RFC(min)}$  "burst refresh",  $t_{RFC}$  = 15.6us "distributed refresh"



### 4.2 AC Characteristics

**Table 13**AC Electrical Characteristics and Recommended A.C. Operating Conditions

Symbol	A.C. Parameter		Min.	7 Max.	Unit	Note
trc	Row cycle time (same bank)					7
trfc	Row Cycle Time during Auto Refre	67	_			
trcd	Row to Column Delay Time		20	_	ns	7
trp	Row Precharge Time		20	_		7
trrd	Row activate to row activate delay (different banks)		15	-		7
t <sub>MRD</sub>	Mode register set cycle time		2	-	tck	
tras	Row activate to precharge time (s	ame bank)	45	120K		7
twr	Write recovery time		15	-		8
tcĸ	Clock cycle time	CL* = 2	10	-		
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	CL* = 3	7.5	-		
	Access time from CLK (positive edge)					
tac		CL* = 2	-	6		3,4, 5
		CL* = 3	-	5.4	_ ns	3
tон	Data output hold time		3	-		3,5
t <sub>LZ</sub>	Data output low impedance	1	-			
tHZ	Data output high impedance	CL* = 2	-	6		
	nigh impedance	CL* = 3	=	5.4		
tode	Power Down Exit set-up time		7.5	0		
tref	Refresh Period (8192 cycles)		-	64	ms	
txsr	Exit Self-Refresh to any Comman	d	75	-		
tıs	Data/Address/Control Input set-up	time	1.5	-		6
tıн	Data/Address/Control Input hold t	ime	0.8	-	ns	6
tсн	Clock High Pulse Width		2.5	-		
tcL	Clock Low Pulse Width	2.5	-			
tccd	CAS# to CAS# Delay time	1	-	tck		
t <sub>T</sub>	Transition time	0.3	1.2	ns		
t <sub>DQZ</sub>	DQM Data Out Disable Latency	-	2	tck		
tDAL(min.)	Last Data Input to Activate (Write with Auto Precharge)	30	-	ns		
tDQW	DQM Write Mask Latency		0	-	tck	

<sup>1.</sup> VSS = 0 V; VDD, VDDQ =  $3.3 \text{ V} \pm 0.3 \text{ V}$ , tT = 1 ns

<sup>2.</sup> For proper power-up see the operation section of this data sheet.




- 3. AC timing tests for LV-TTL versions have VIL = 0.4 V and VIH = 2.4 V with the timing referenced to the 1.4 V crossover point. The transition time is measured between VIH and VIL. All AC measurements assume tT = 1 ns with the AC output load circuit shown in figure below. Specified tAC and tOH parameters are measured with a 50 pF only, without any resistive termination and with an input signal of 1V /ns edge rate between 0.8 V and 2.0 V.
- 4. If clock rising time is longer than 1 ns, a time (tT/2 0.5) ns has to be added to this parameter.
- 5. Access time from clock tac is 4.6 ns for PC133 components with no termination and 0 pF load, Data out hold time toh is 1.8 ns for PC133 components with no termination and 0 pF load.
- 6. If tT is longer than 1 ns, a time (tT 1) ns has to be added to this parameter.
- 7. These parameter account for the number of clock cycles and depend on the operating frequency of the clock, as follows:

the number of clock cycles = specified value of timing period (counted in fractions as a whole number)

- 8. It is recommended to use two clock cycles between the last data-in and the precharge command in case of a write command without Auto-Precharge. One clock cycle between the last data-in and the precharge command is also supported, but restricted to cycle times tCK greater or equal the specified tWR value, where tck is equal to the actual system clock time.
- 9. When a Write command with Auto Precharge has been issued, a time of tDAL(min) has be fullfilled before the next Activate Command can be applied. For each of the terms, if not already an integer, round up to the next highest integer. tCK is equal to the actual system clock time

Figure 2
AC Output Load Circuit Diagram / Timing Reference Load




Confidential 17 of 20 12.2021 Rev1.0



# 5 Package Outlines

Figure 3
Package Outline TSOPII-54





# Figure 4 Package Outline TSOPII-54

501	DIMENSION (MM)			DIMENSION (INCH)			
SYM.	MIN	NOM	MAX	MIN	NOM	MAX	
А	<u> </u>	122	1.20	121	- 22	0.047	
A1	0.05	0.10	0.15	0.002	0.004	0.006	
A2	0.95	1.00	1.05	0.037	0.039	0.041	
ь	0.30	1770	0.45	0.012	- TO	0.018	
Ь1	0.30	0.35	0.40	0.012	0.014	0.016	
C	0.12	1070	0.21	0.005	-	0.008	
c1	0.10	0.127	0.16	0.004	0.005	0.006	
D	22.22 BSC 0.875 BSC 0.71 REF 0.028 REF 11.76 BSC 0.463 BSC				C		
ZD					0.028 RE	5	
E					Ć		
E1	10.16 BSC			0.400 BSC			
Ł	0.40	0.50	0.60	0.016	0.020	0.024	
L1	3	0.80 REF			0.031 REF		
е		0.80 BSC		0.031 BSC			
R1	0.12	(30)4	20	0.005	20	<u> </u>	
R2	0.12	194	0.25	0.005		0.010	
8	0.	\$ <del>130</del> 0	8,	o.	720	8.	
91	0.	3 <del>4</del> 5	-	o	. =	(49)	
92	10"	15"	20	10"	15"	20°	
83	10"	15"	20'	10"	15"	20*	



#### PART NUMBERING SYSTEM

AS4C	64M8SD	-7	т	С	N	XX
DRAM	64M8=64M x 8 S=SDRAM D = D die	7 = 133 MHz	T=TSOP	C=Commercial temp 0°C~70°C	Indicates Pb and Halogen Free	Packing Type None:Tray TR:Reel



Alliance Memory, Inc. 12815 NE 124th St STE#D Kirkland, WA 98034, USA Tel: +1(425)898-4456 Fax +1(425)896-8628

#### www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

Confidential 20 of 20 12.2021 Rev1.0