

FDS2670 200V N-Channel PowerTrench[®] MOSFET

General Description

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers.


These MOSFETs feature faster switching and lower gate charge than other MOSFETs with comparable $\text{RDS}_{(\text{ON})}$ specifications.

The result is a MOSFET that is easy and safer to drive (even at very high frequencies), and DC/DC power supply designs with higher overall efficiency.

Features

- 3.0 A, 200 V. $R_{\text{DS(ON)}}$ = 130 m Ω @ V_{GS} = 10 V
- Low gate charge
- · Fast switching speed
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- High power and current handling capability





Absolute Maximum Ratings TA=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		200	V
V _{GSS}	Gate-Source Voltage		±20	V
I _D	Drain Current – Continuous	(Note 1a)	3.0	А
	- Pulsed		20	
P _D	Power Dissipation for Single Operation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1.0	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	3.2	V/ns
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

R _{0JA}	Thermal Resistance, Junction-to-Ambient	(Note 1a)	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1c)	125	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	25	°C/W

Package Marking and Ordering Information


Device Marking	Device	Reel Size	Tape width	Quantity
FDS2670	FDS2670	13"	12mm	2500 units

©2001 Fairchild Semiconductor Corporation

	Parameter	Test Conditions	Min	Тур	Max	Units
W _{DSS}	Durce Avalanche Ratings (Note	1)	I	I	I	I
000	Single Pulse Drain-Source	$V_{DD} = 100 \text{ V}, I_D = 3.0 \text{ A}$			375	mJ
I _{AR}	Avalanche Energy Maximum Drain-Source Avalanche Current				3.0	A
Off Cha	racteristics		•			
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 V$, $I_D = 250 \mu A$	200			V
ΔBV _{DSS} ΔT,J	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu$ A, Referenced to 25° C		214		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 160 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA
I _{GSSF}	Gate-Body Leakage, Forward	$V_{GS} = 20 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
I _{GSSR}	Gate-Body Leakage, Reverse	$V_{\text{GS}} = -20 \text{ V} \qquad V_{\text{DS}} = 0 \text{ V}$			-100	nA
On Char	acteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	2	4	4.5	V
$\Delta V_{GS(th)}$ ΔT_{J}	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$, Referenced to 25°C		-10		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance			100 205	130 275	mΩ
I _{D(on)}	On-State Drain Current	$V_{\text{GS}} = 10 \text{ V}, \qquad V_{\text{DS}} = 10 \text{ V}$	20			Α
g FS	Forward Transconductance	$V_{\text{DS}}=10~V, \qquad I_{\text{D}}=3.0~A$		15		S
Dynamie	c Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = 100 V$, $V_{GS} = 0 V$,		1228		pF
Coss	Output Capacitance	f = 1.0 MHz		112		pF
Crss	Reverse Transfer Capacitance			17		pF
- 133	ng Characteristics (Note 2)					
		$V_{DD} = 100 V$. $I_D = 1 A$.	1	10		ns
Switchir	Turn–On Delay Time	$V_{DD} = 100 V, I_D = 1 A,$		13	23	115
Switchir t _{d(on)}				8	23 16	ns
Switchir t _{d(on)} t _r	Turn-On Delay Time				-	
Switchir t _{d(on)} t _r t _{d(off)}	Turn–On Delay Time Turn–On Rise Time			8	16	ns
Switchir t _{d(on)} t _r t _{d(off)} t _f	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time			8 30	16 48	ns ns
Switchir t _{d(on)} t _r t _{d(off)} t _f Q _g	Turn–On Delay Time Turn–On Rise Time Turn–Off Delay Time Turn–Off Fall Time	$V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		8 30 25	16 48 40	ns ns ns
Switchir t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs}	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = 100 \text{ V}, \qquad I_D = 3 \text{ A},$		8 30 25 27	16 48 40	ns ns ns nC
Switchir td(on) tr td(off) tr Qg Qgs Qgd	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = 100 \text{ V}, \qquad I_D = 3 \text{ A},$ $V_{GS} = 10 \text{ V}$		8 30 25 27 7	16 48 40	ns ns nS nC nC
Switchir td(on) tr td(off) tr Qg Qgs Qgd	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = 100 \text{ V}, \qquad I_D = 3 \text{ A},$ $V_{GS} = 10 \text{ V}$ and Maximum Ratings		8 30 25 27 7	16 48 40	ns ns nS nC nC

Notes:


1. R_{6JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{6JC} is guaranteed by design while R_{6CA} is determined by the user's board design.




Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

3. $I_{SD} \leq$ 3A, di/dt \leq 100A/µs, $V_{DD} \leq BV_{DSS},$ Starting T_J = 25°C



FDS2670 Rev C1(W)



FDS2670 Rev C1(W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ *CROSSVOLT*™ DenseTrench™ DOME™ **EcoSPARK™** E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series[™] FAST ® FASTr™ FRFET™ GlobalOptoisolator[™] POP[™] GTO™ HiSeC™ ISOPLANAR™ LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

OPTOLOGIC™ OPTOPLANAR™ PACMAN™ Power247™ PowerTrench[®] QFET™ OS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER®

SMART START™ VCX™ STAR*POWER™ Stealth™ SuperSOT™-3 SuperSOT[™]-6 SuperSOT[™]-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™ UltraFET[®]

STAR*POWER is used under license

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY. FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Product Status	Definition
Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	Formative or In Design First Production Full Production

Rev. H4