











SLCS144E - JULY 2004 - REVISED OCTOBER 2014

LM317L

LM317L 3-Terminal Adjustable Regulator

Features

- Output Voltage Range Adjustable 1.25 V to 32 V When Used With External Resistor Divider
- Output Current Capability of 100 mA
- Input Regulation Typically 0.01% Per Input-Voltage Change
- Output Regulation Typically 0.5%
- Ripple Rejection Typically 80 dB
- For Higher Output Current Requirements, See LM317M (500 mA) and LM317 (1.5 A)

Applications

- Electronic Points of Sale
- Medical, Health, and Fitness Applications
- **Printers**
- Appliances and White Goods
- TV Set-Top Boxes

3 Description

The LM317L device is an adjustable, 3-terminal, positive-voltage regulator capable of supplying 100 mA over an output-voltage range of 1.25 V to 32 V. It is exceptionally easy to use and requires only two external resistors to set the output voltage.

Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	SOIC (8)	4.90 mm × 3.91 mm		
I M017I	TO-92 (3)	4.30 mm × 4.30 mm		
LM317L	SOT-89 (3)	4.50 mm × 2.50 mm		
	TSSOP (8)	3.00 mm × 4.40 mm		

Simplified Schematic






Table of Contents

1	Features 1		8.3 Feature Description	7
2	Applications 1		8.4 Device Functional Modes	7
3	Description 1	9	Application and Implementation	8
4	Simplified Schematic		9.1 Application Information	8
5	Revision History2		9.2 Typical Application	8
6	Pin Configuration and Functions		9.3 General Configurations	10
7	Specifications	10	Power Supply Recommendations	14
•	7.1 Absolute Maximum Ratings	11	Layout	14
	7.1 Absolute Maximum hatings		11.1 Layout Guidelines	14
	7.3 Recommended Operating Conditions		11.2 Layout Example	14
	7.4 Thermal Information	12	Device and Documentation Support	15
	7.5 Electrical Characteristics 5		12.1 Trademarks	15
	7.6 Typical Characteristics		12.2 Electrostatic Discharge Caution	15
8	Detailed Description		12.3 Glossary	15
U	8.1 Overview 6	13	Mechanical, Packaging, and Orderable Information	15
	8.2 Functional Block Diagram 6			


5 Revision History

Changes from	Revision	D (October	2011) to	Revision E
--------------	----------	------------	----------	------------

Page



6 Pin Configuration and Functions



NC - No internal connection OUTPUT terminals are all internally connected.



Pin Functions

T III T GITOGOTO								
NAME	D, PW	LP, PK	TYPE DESCRIPTION					
ADJUSTMENT	4	\checkmark	I	Output feedback voltage				
INPUT	1	\checkmark	I	Input supply voltage				
NC	5	V		No connect				
NC	8	V	_	NO CONTRECT				
	2							
OUTPUT	3	.1		Descripted entropy to talk and				
	6	V	0	Regulated output voltage				
	7							

Copyright © 2004–2014, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating temperature range (unless otherwise noted)

		MIN MAX	UNIT
$V_I - V_O$	Input-to-output differential voltage	35	V
TJ	Operating virtual-junction temperature	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature rang	e	-65	150	°C
V	Floatrootatio discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	3000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	2000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

			MIN	MAX	UNIT	
Vo	Output voltage		1.25	32	V	
$V_I - V_O$	Input-to-output voltage differential	2.5	32	V		
Io	Output current		2.5	100	mA	
_	Operating virtual impation temperature	LM317LC	0	125	°C	
IJ	Operating virtual-junction temperature	LM317LI	-40	125	-0	

7.4 Thermal Information

			LM3	17L		
	THERMAL METRIC ⁽¹⁾	D 8 PINS	LP 3 PINS	PK 3 PINS	PW 8 PINS	UNIT
$R\theta_{JA}$	Junction-to-ambient thermal resistance	97.1	139.5	51.5	149.4	°C/W

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics


over recommended operating virtual-junction temperature range (unless otherwise noted)

PARAMETER	TEST COND	ITIONS ⁽¹⁾	MIN	TYP	MAX	UNIT
Input voltage regulation (2)	\\ \\ E\\+0.0E\\	$T_J = 25^{\circ}C$		0.01	0.02	%V
input voitage regulation.	$V_I - V_O = 5 V \text{ to } 35 V$	$I_O = 2.5 \text{ mA to } 100 \text{ mA}$		0.02	0.05	% V
	V _O = 10 V,	f = 120 Hz		65		
Ripple regulation	V _O = 10 V, 10-μF capacitor between AD.	JUSTMENT and ground	66	80		dB
	$V_{I} = 5 \text{ V to } 35 \text{ V}, T_{J} = 25^{\circ}\text{C},$	$V_O \le 5 V$		25		mV
Output voltage regulation	$I_O = 2.5 \text{ mA to } 100 \text{ mA},$	V _O ≥ 5 V		5		mV/V
	$V_1 = 5 \text{ V to } 35 \text{ V},$	$V_O \le 5 V$		50		mV
	$I_{O} = 2.5 \text{ mA to } 100 \text{ mA}$	V _O ≥ 5 V		10		mV/V
Output voltage change with temperature	$T_J = 0$ °C to 125°C			10		mV/V
Output voltage long-term drift	After 1000 hours at $T_J = 125^{\circ}$	C and $V_I - V_O = 35 \text{ V}$		3	10	mV/V
Output noise voltage	f = 10 Hz to 10 kHz,	$T_J = 25^{\circ}C$		30		$\mu V/V$
Minimum output current to maintain regulation	$V_I - V_O = 35 \text{ V}$			1.5	2.5	mA
Peak output current	V _I − V _O ≤ 35 V		100	200		mA
ADJUSTMENT current				50	100	μΑ
Change in ADJUSTMENT current	$V_1 - V_0 = 2.5 \text{ V to } 35 \text{ V},$	I _O = 2.5 mA to 100 mA		0.2	5	μΑ
Reference voltage (output to ADJUSTMENT)	$V_I - V_O = 5 \text{ V to } 35 \text{ V},$ P \le rated dissipation	$I_{O} = 2.5 \text{ mA to } 100 \text{ mA},$	1.2	1.25	1.3	V

⁽¹⁾ Unless otherwise noted, these specifications apply for the following test conditions: V₁ – V_O = 5 V and I_O = 40 mA. Pulse-testing techniques must be used that maintain the junction temperature as close to the ambient temperature as possible. All characteristics are measured with a 0.1-μF capacitor across the input and a 1-μF capacitor across the output.

(2) Input voltage regulation is expressed here as the percentage change in output voltage per 1-V change at the input.

7.6 Typical Characteristics





8 Detailed Description

8.1 Overview

The LM317L device is a 100-mA linear regulator with high voltage tolerance up to 35 V. The device has a feedback voltage that is relative to the output instead of ground. This ungrounded design allows the LM317L device to have superior line and load regulation. This design also allows the LM317L device to be used as a current source or current sink using a single resistor. Any output voltage from 1.25 to 32 V can be obtained by using two resistors. The bias current of the device, up to 2.5 mA, flows to the output; this current must be used by the load or the feedback resistors. The power dissipation is the product of pass-element voltage and current, which is calculated as shown in Equation 1.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (1)


The application heat sink must be able to absorb the power calculated in Equation 1.

In addition to higher performance than fixed regulators, this regulator offers full overload protection, available only in integrated circuits. Included on the chip are current-limiting and thermal-overload protection. All overload-protection circuitry remains fully functional even when ADJUSTMENT is disconnected. Normally, no capacitors are needed unless the device is situated far from the input filter capacitors, in which case an input bypass is needed. An optional output capacitor can be added to improve transient response. ADJUSTMENT can be bypassed to achieve very high ripple rejection, which is difficult to achieve with standard three-terminal regulators.

In addition to replacing fixed regulators, the LM317L regulator is useful in a wide variety of other applications. Since the regulator is floating and sees only the input-to-output differential voltage, supplies of several hundred volts can be regulated as long as the maximum input-to-output differential is not exceeded. Its primary application is that of a programmable output regulator, but by connecting a fixed resistor between ADJUSTMENT and OUTPUT, this device can be used as a precision current regulator. Supplies with electronic shutdown can be achieved by clamping ADJUSTMENT to ground, programming the output to 1.25 V, where most loads draw little current.

The LM317LC device is characterized for operation over the virtual junction temperature range of 0°C to 125°C. The LM317LI device is characterized for operation over the virtual junction temperature range of –40°C to 125°C.

8.2 Functional Block Diagram



Copyright © 2004–2014, Texas Instruments Incorporated Product Folder Links: *LM317L*



8.3 Feature Description

8.3.1 NPN Darlington Output Drive

NPN Darlington output topology provides naturally low output impedance and an output capacitor is optional. To support maximum current and lowest temperature, 2.5-V headroom is recommended $(V_1 - V_0)$.

8.3.2 Overload Block

Over-current and over-temperature shutdown protects the device against overload or damage from operating in excessive heat.

8.3.3 Programmable Feedback

Op amp with 1.25-V offset input at the ADJUST pin provides easy output voltage or current (not both) programming. For current regulation applications, a single resistor whose resistance value is 1.25 V / I_{OUT} and power rating is greater than $(1.25 \text{ V})^2$ / R should be used. For voltage regulation applications, two resistors set the output voltage. See *Typical Application* for a schematic and the resistor formula.

8.4 Device Functional Modes

8.4.1 Normal operation

The device OUTPUT pin will source current necessary to make OUTPUT pin 1.25 V greater than ADJUST terminal to provide output regulation.

8.4.2 Operation With Low Input Voltage

The device requires up to 2.5-V headroom $(V_1 - V_0)$ to operate in regulation. With less headroom, the device may drop out and OUTPUT voltage will be INPUT voltage minus drop out voltage.

8.4.3 Operation at Light Loads

The device passes its bias current to the OUTPUT pin. The load or feedback must consume this minimum current for regulation or the output may be too high.

8.4.4 Operation In Self Protection

When an overload occurs the device will shut down Darlington NPN output stage or reduce the output current to prevent device damage. The device will automatically reset from the overload. The output may be reduced or alternate between on and off until the overload is removed.

114, Texas Instruments Incorporated Submit Documentation Feedl



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The two output resistors are the only components required to adjust V_{OUT}.

9.2 Typical Application



9.2.1 Design Requirements

- 1. Use of an input bypass capacitor is recommended if regulator is far from the filter capacitors.
- 2. For this design example, use the parameters listed in Table 1.
- 3. Use of an output capacitor improves transient response, but is optional.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	(Output Voltage + 2.5 V) to 32 V
Output voltage	$V_{REF} \times (1 + R_2 / R_1) + I_{ADJ} \times R_2$

9.2.2 Detailed Design Procedure

9.2.2.1 Input Capacitor

An input capacitor is not required, but it is recommended, particularly if the regulator is not in close proximity to the power-supply filter capacitors. A 0.1- μ F ceramic or 1- μ F tantalum provides sufficient bypassing for most applications, especially when adjustment and output capacitors are used.

9.2.2.2 Output Capacitor

An output capacitor improves transient response, but it not needed for stability.

9.2.2.3 Feedback Resistors

The feedback resistor set the output voltage using Equation 2.

$$V_{REF} \times (1 + R_2 / R_1) + I_{ADJ} \times R_2 \tag{2}$$



9.2.2.4 Adjustment Terminal Capacitor

The optional adjustment pin capacitor will improve ripple rejection by preventing the amplification of the ripple. When capacitor is used and V_{OUT} > 6 V, a protection diode from adjust to output is recommended.

9.2.2.5 Design Options and Parameters

Common Linear Regulator designs are concerned with the following parameters:

- Input voltage range
- Input capacitor range
- Output voltage
- Output current rating
- Output capacitor range
- Input short protection
- Stability
- Ripple rejection

9.2.2.6 Output Voltage

 V_{Ω} is calculated as shown in Equation 3.

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_2}{R_1}\right) + (I_{ADJ} \times R_2)$$
(3)

Because I_{ADJ} typically is 50 μA , it is negligible in most applications.


9.2.2.7 Ripple Rejection

C_{ADJ} is used to improve ripple rejection; it prevents amplification of the ripple as the output voltage is adjusted higher. If C_{ADJ} is used, it is best to include protection diodes.

9.2.2.8 Input Short Protection

If the input is shorted to ground during a fault condition, protection diodes provide measures to prevent the possibility of external capacitors discharging through low-impedance paths in the IC. By providing low-impedance discharge paths for C_O and C_{ADJ}, respectively, D1 and D2 prevent the capacitors from discharging into the output of the regulator.

9.2.3 Application Curves



Copyright © 2004-2014, Texas Instruments Incorporated



9.3 General Configurations

9.3.1 Regulator Circuit With Improved Ripple Rejection

C2 helps to stabilize the voltage at the adjustment pin, which will help reject noise. Diode D1 exists to discharge C2 in case the output is shorted to ground.




Figure 3. Regulator Circuit With Improved Ripple Rejection

9.3.2 0-V to 30-V Regulator Circuit

In the 0-V to 30-V regulator circuit application, the output voltage is determined by Equation 4.




Figure 4. 0-V to 30-V Regulator Circuit

9.3.3 Precision Current-Limiter Circuit

This application will limit the output current to the I_{LIMIT} shown in Figure 5.




Figure 5. Precision Current-Limiter Circuit



General Configurations (continued)

9.3.4 Tracking Preregulator Circuit

The tracking preregulator circuit application keeps a constant voltage across the second LM317L in the circuit.




Figure 6. Tracking Preregulator Circuit

9.3.5 Slow-Turn On 15-V Regulator Circuit

The capacitor C1, in combination with the PNP transistor, helps the circuit to slowly start supplying voltage. In the beginning, the capacitor is not charged. Therefore, output voltage will start at 1.9 V, as determined by Equation 5. As the capacitor voltage rises, V_{OUT} will rise at the same rate. When the output voltage reaches the value determined by R1 and R2, the PNP will be turned off.

$$V_{C1} + V_{BE} + 1.25 V = 0 V + 0.65 V + 1.25 V = 1.9 V$$
 (5)




Figure 7. Slow-Turn On 15-V Regulator Circuit

Copyright © 2004–2014, Texas Instruments Incorporated



General Configurations (continued)

9.3.6 50-mA Constant-Current Battery-Charger Circuit

The current-limit operation mode can be used to trickle charge a battery at a fixed current as determined by Equation 6. V_I should be greater than $V_{BAT} + 3.75 \text{ V}$.

$$I_{CHG} = 1.25 \text{ V} \div 24 \Omega$$
 (6)
(1.25 V [V_{REF}] + 2.5 V [headroom])




Figure 8. 50-mA Constant-Current Battery-Charger Circuit

9.3.7 Current-Limited 6-V Charger

As the charge current increases, the voltage at the bottom resistor increases until the NPN starts sinking current from the adjustment pin. The voltage at the adjustment pin will drop, and consequently the output voltage will decrease until the NPN stops conducting.




Figure 9. Current-Limited 6-V Charger



General Configurations (continued)

9.3.8 High-Current Adjustable Regulator

This application allows higher currents at V_{OUT} than the LM317L device can provide, while still keeping the output voltage at levels determined by the adjustment-pin resistor divider of the LM317L.




Figure 10. High-Current Adjustable Regulator

Copyright © 2004–2014, Texas Instruments Incorporated

10 Power Supply Recommendations

The LM317L device is designed to operate from an input voltage supply range between 2.5 V to 32 V greater than the output voltage. If the device is more than six inches from the input filter capacitors, an input bypass capacitor, $0.1~\mu F$ or greater, of any type is needed for stability.

11 Layout

11.1 Layout Guidelines

- It is recommended that the input pin be bypassed to ground with a bypass-capacitor.
- The optimum placement is closest to the VIN of the device and GND of the system. Care must be taken to minimize the loop area formed by the bypass-capacitor connection, the VIN pin, and the GND pin of the system.
- For operation at full-rated load, it is recommended to use wide trace lengths to eliminate IR drop and heat dissipation.

11.2 Layout Example




Figure 11. Layout Diagram



12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

28-Sep-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
LM317LCD	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	L317LC	Samples
LM317LCDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	0 to 125	L317LC	Samples
LM317LCDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	L317LC	Samples
LM317LCLP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	L317LC	Samples
LM317LCLPR	LIFEBUY	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	L317LC	
LM317LCLPRE3	LIFEBUY	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	0 to 125	L317LC	
LM317LCPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	LA	Samples
LM317LCPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	0 to 125	LA	Sample
LM317LCPW	LIFEBUY	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	L317LC	
LM317LCPWE4	LIFEBUY	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	L317LC	
LM317LCPWR	LIFEBUY	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	L317LC	
LM317LCPWRG4	LIFEBUY	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 125	L317LC	
LM317LID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L317LI	Sample
LM317LIDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 125	L317LI	Sample
LM317LIDRG4	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L317LI	Sample
LM317LILP	ACTIVE	TO-92	LP	3	1000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	L317LI	Sample
LM317LILPR	LIFEBUY	TO-92	LP	3	2000	RoHS & Green	SN	N / A for Pkg Type	-40 to 125	L317LI	
LM317LIPK	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	LB	Sample
LM317LIPKG3	ACTIVE	SOT-89	PK	3	1000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	LB	Sample
LM317LIPW	ACTIVE	TSSOP	PW	8	150	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L317LI	Sample
LM317LIPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	L317LI	Sample

⁽¹⁾ The marketing status values are defined as follows:



PACKAGE OPTION ADDENDUM

www.ti.com 28-Sep-2023

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 30-Aug-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM317LCDR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
LM317LCDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM317LCPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
LM317LCPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
LM317LIDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM317LIDRG4	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
LM317LIPK	SOT-89	PK	3	1000	180.0	12.4	4.91	4.52	1.9	8.0	12.0	Q3
LM317LIPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1



www.ti.com 30-Aug-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM317LCDR	SOIC	D	8	2500	364.0	364.0	27.0
LM317LCDRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM317LCPK	SOT-89	PK	3	1000	340.0	340.0	38.0
LM317LCPWR	TSSOP	PW	8	2000	367.0	367.0	35.0
LM317LIDR	SOIC	D	8	2500	340.5	336.1	25.0
LM317LIDRG4	SOIC	D	8	2500	340.5	336.1	25.0
LM317LIPK	SOT-89	PK	3	1000	340.0	340.0	38.0
LM317LIPWR	TSSOP	PW	8	2000	367.0	367.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Aug-2023

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
LM317LCD	D	SOIC	8	75	507	8	3940	4.32
LM317LCPW	PW	TSSOP	8	150	530	10.2	3600	3.5
LM317LCPWE4	PW	TSSOP	8	150	530	10.2	3600	3.5
LM317LID	D	SOIC	8	75	507	8	3940	4.32
LM317LIPW	PW	TSSOP	8	150	530	10.2	3600	3.5

PK (R-PSSO-F3)

PLASTIC SINGLE-IN-LINE PACKAGE




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. The center lead is in electrical contact with the tab.
- D. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion not to exceed 0.15 per side.
- Thermal pad contour optional within these dimensions.
- Falls within JEDEC T0-243 variation AA, except minimum lead length, pin 2 minimum lead width, minimum tab width.



PK (R-PDSO-G3)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.






Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040001-2/F



TO-92



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. Lead dimensions are not controlled within this area.4. Reference JEDEC TO-226, variation AA.
- 5. Shipping method:

 - a. Straight lead option available in bulk pack only.
 b. Formed lead option available in tape and reel or ammo pack.
 - c. Specific products can be offered in limited combinations of shipping medium and lead options.
 - d. Consult product folder for more information on available options.




TO-92





TO-92



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated