### SN54F283, SN74F283 4-BIT BINARY FULL ADDERS WITH FAST CARRY

SDFS069A - D2932, MARCH 1987 - REVISED OCTOBER 1993

- Full-Carry Look-Ahead Across the Four Bits
- Systems Achieve Partial Look-Ahead Performance With the Economy of Ripple Carry
- Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs

#### description

The 'F283 is a full adder that performs the addition of two 4-bit binary words. The sum ( $\Sigma$ ) outputs are provided for each bit and the resultant carry (C4) output is obtained from the fourth bit.

The device features full internal look-ahead across all four bits generating the carry term C4 in typically 5.7 ns. This capability provides the system designer with partial look-ahead performance at the economy and reduced package count of a ripple-carry implementation.

The adder logic, including the carry, is implemented in its true form. End-around carry can be accomplished without the need for logic or level inversion.


The 'F283 can be used with either all-active-high (positive logic) or all-active-low (negative logic) operands.

The SN54F283 is characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C. The SN74F283 is characterized for operation from 0°C to 70°C.


### logic symbol<sup>†</sup>

SN54F283 J PACKAGE SN74F283 D OR N PACKAGE (TOP VIEW)										
Σ2 [	1	16	V <sub>CC</sub>							
B2 [	2	15	B3							
A2 [	3	14	Δ3							
Σ1 [	4	13	Σ3							
A1 [	5	12	A4							
B1 [	6	11	B4							
C0 [	7	10	Σ4							
GND ]	8	9	C4							

SN54F283 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright  $\ensuremath{\textcircled{C}}$  1993, Texas Instruments Incorporated

POST OFFICE BOX 655303 
DALLAS, TEXAS 75265
POST OFFICE BOX 1443 
HOUSTON, TEXAS 77251-1443

### SN54F283, SN74F283 4-BIT BINARY FULL ADDERS WITH FAST CARRY SDFS069A – D2932, MARCH 1987 – REVISED OCTOBER 1993

logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages.



SDFS069A - D2932, MARCH 1987 - REVISED OCTOBER 1993

	FUNCTION TABLE OUTPUTS												
					OUTPUTS								
	INP	JTS		WF	IEN C0 :	= L	WHEN C0 = H						
				WF	IEN C2 :	= L	WH	IEN C2 =	= H				
A1	B1	A2	B2	Σ1	Σ2	C2	Σ1	Σ2	C2				
A3	B3	A4	B4	Σ <b>3</b>	Σ <b>4</b>	C4	Σ <b>3</b>	Σ <b>4</b>	C4				
L	L	L	L	L	L	L	Н	L	L				
н	L	L	L	Н	L	L	L	Н	L				
L	н	L	L	Н	L	L	L	Н	L				
н	н	L	L	L	Н	L	Н	Н	L				
L	L	Н	L	L	Н	L	Н	Н	L				
н	L	н	L	н	н	L	L	L	н				
L	н	н	L	н	н	L	L	L	н				
н	н	н	L	L	L	Н	Н	L	н				
L	L	L	н	L	н	L	Н	Н	L				
н	L	L	н	н	н	L	L	L	н				
L	н	L	н	н	н	L	L	L	н				
н	н	L	н	L	L	Н	Н	L	н				
L	L	н	н	L	L	Н	Н	L	Н				
н	L	н	н	н	L	Н	L	Н	Н				
L	н	н	н	н	L	Н	L	Н	Н				
н	н	н	н	L	н	н	н	н	н				

NOTE: Input conditions at A1, B1, A2, B2, and C0 are used to determine outputs  $\Sigma 1$ and  $\Sigma 2$  and the value of the internal carry C2. The values at C2, A3, B3, A4, and B4 are then used to determine outputs  $\Sigma3,\,\Sigma4,$  and C4.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range (see Note 1)	
Input current range	
Voltage range applied to any output in the high state	
Current into any output in the low state	40 mA
Operating free-air temperature range: SN54F283	
SN74F283	0°C to 70°C
Storage temperature range	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input voltage ratings may be exceeded provided the input current ratings are observed.



#### SN54F283, SN74F283 **4-BIT BINÁRY FULL ADDERS** WITH FAST CARRY SDFS069A - D2932, MARCH 1987 - REVISED OCTOBER 1993

#### recommended operating conditions

		S	N54F28	3	S			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
Iк	Input clamp current			-18			-18	mA
ЮН	High-level output current			- 1			- 1	mA
IOL	Low-level output current			20			20	mA
ТĄ	Operating free-air temperature	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER						S			
AMETER	IES	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT	
	V <sub>CC</sub> = 4.5 V,	lı = – 18 mA			-1.2			-1.2	V
	$V_{CC} = 4.5 V$	I <sub>OH</sub> = – 1 mA	2.5	3.4		2.5	3.4		
	V <sub>CC</sub> = 4.75 V,	I <sub>OH</sub> = – 1 mA				2.7			V
	$V_{CC} = 4.5 V$	I <sub>OL</sub> = 20 mA		0.3	0.5		0.3	0.5	V
	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V			0.1			0.1	mA
	V <sub>CC</sub> = 5.5 V,	VI = 2.7 V			20			20	μΑ
Any A or B					- 1.2			- 1.2	
C0	VCC = 5.5 V,	VI = 0.5 V			- 0.6			- 0.6	mA
	V <sub>CC</sub> = 5.5 V,	$V_{O} = 0$	-60		-150	-60		-150	mA
	V <sub>CC</sub> = 5.5 V,	VI = 4.5 V		36	55		36	55	mA
	Any A or B	$V_{CC} = 4.5 \text{ V},$ $V_{CC} = 5.5 \text{ V},$	$\begin{tabular}{ c c c c c } \hline V_{CC} = 4.5 \ V, & I_I = -18 \ mA \\ \hline V_{CC} = 4.5 \ V & I_{OH} = -1 \ mA \\ \hline V_{CC} = 4.5 \ V & I_{OH} = -1 \ mA \\ \hline V_{CC} = 4.5 \ V & I_{OL} = 20 \ mA \\ \hline V_{CC} = 5.5 \ V, & V_I = 7 \ V \\ \hline V_{CC} = 5.5 \ V, & V_I = 2.7 \ V \\ \hline V_{CC} = 5.5 \ V, & V_I = 0.5 \ V \\ \hline V_{CC} = 5.5 \ V, & V_O = 0 \\ \hline \end{tabular}$	AMETER         TEST CONDITIONS         MIN $V_{CC} = 4.5 \text{ V}$ , $I_I = -18 \text{ mA}$ 2.5 $V_{CC} = 4.5 \text{ V}$ $I_{OH} = -1 \text{ mA}$ 2.5 $V_{CC} = 4.5 \text{ V}$ $I_{OH} = -1 \text{ mA}$ 2.5 $V_{CC} = 4.5 \text{ V}$ $I_{OH} = -1 \text{ mA}$ 2.5 $V_{CC} = 4.5 \text{ V}$ $I_{OL} = 20 \text{ mA}$ 2.5 $V_{CC} = 5.5 \text{ V}$ , $V_I = 7 \text{ V}$ 2.5 $V_{CC} = 5.5 \text{ V}$ , $V_I = 2.7 \text{ V}$ 2.5 $Any \text{ A or B}$ $V_{CC} = 5.5 \text{ V}$ , $V_I = 0.5 \text{ V}$ $V_{CC} = 5.5 \text{ V}$ , $V_O = 0$ -60	AMETER         TEST CONDITIONS         MIN         TYP† $V_{CC} = 4.5 V$ , $I_I = -18 \text{ mA}$ $V_{CC} = 4.5 V$ , $I_{OH} = -1 \text{ mA}$ 2.5         3.4 $V_{CC} = 4.5 V$ , $I_{OH} = -1 \text{ mA}$ 2.5         3.4 $V_{CC} = 4.5 V$ , $I_{OH} = -1 \text{ mA}$ 0.3 $V_{CC} = 4.5 V$ , $I_{OL} = 20 \text{ mA}$ 0.3 $V_{CC} = 5.5 V$ , $V_I = 7 V$ $V_{CC} = 5.5 V$ , $V_I = 2.7 V$ Any A or B $V_{CC} = 5.5 V$ , $V_I = 0.5 V$ $V_{CC} = 5.5 V$ , $V_I = 0.5 V$ $V_{CC} = 5.5 V$ , $V_O = 0$ -60	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	AMETER         TEST CONDITIONS         MIN         TYP1         MAX         MIN $V_{CC} = 4.5 V$ , $I_I = -18 \text{ mA}$ -1.2           -1.2 $V_{CC} = 4.5 V$ , $I_OH = -1 \text{ mA}$ 2.5         3.4         2.5 $V_{CC} = 4.5 V$ , $I_{OH} = -1 \text{ mA}$ 2.5         3.4         2.5 $V_{CC} = 4.5 V$ , $I_{OH} = -1 \text{ mA}$ 0.3         0.5 $V_{CC} = 4.5 V$ , $I_{OL} = 20 \text{ mA}$ 0.3         0.5 $V_{CC} = 5.5 V$ , $V_I = 7 V$ 0.1 $V_{CC} = 5.5 V$ , $V_I = 2.7 V$ 20             Any A or B $V_{CC} = 5.5 V$ , $V_I = 0.5 V$ -0.6 $V_{CC} = 5.5 V$ , $V_I = 0.5 V$ -0.6 $V_{CC} = 5.5 V$ , $V_O = 0$ -60         -150         -60	AMETER         TEST CONDITIONS         MIN         TYP1         MAX         MIN         TYP1 $V_{CC} = 4.5 V$ , $I_I = -18 \text{ mA}$ $-1.2$ -1.2         -1.2 </td <td><math display="block">\begin{array}{c c c c c c c c c c c c c c c c c c c </math></td>	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. <sup>‡</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

#### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)			V <sub>CC</sub> = 5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = 25°C			V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX§				
		· · · ·	′F283			SN54	F283	SN74F283			
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
<sup>t</sup> PLH	60	5	2.7	6.6	9.5	2.7	14	2.7	10.5	ns	
<sup>t</sup> PHL	CO	Σ	3.2	6.6	9.5	3.2	14	3.2	10.5		
<sup>t</sup> PLH	A an D	5	3.2	6.6	9.5	3.2	14	3.2	10.5		
<sup>t</sup> PHL	A or B	Σ	2.7	6.6	9.5	2.7	14	2.7	10.5	ns	
<sup>t</sup> PLH	00	04	2.7	5.3	7.5	2.7	10.5	2.7	8.5		
<sup>t</sup> PHL	CO	C4	2.2	5	7	2.2	10	2.2	8	ns	
<sup>t</sup> PLH	A or B	C4	2.7	5.3	7.5	2.7	10.5	2.7	8.5	ns	
<sup>t</sup> PHL	AUD	04	2.2	4.9	7	2.2	10	2.2	8		

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. NOTE 2: Load circuits and waveforms are shown in Section 1.





6-Feb-2020

### PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9758701Q2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9758701Q2A SNJ54F 283FK	Samples
5962-9758701QEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9758701QE A SNJ54F283J	Samples
5962-9758701QEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9758701QE A SNJ54F283J	Samples
JM38510/34201B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 34201B2A	Samples
JM38510/34201B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 34201B2A	Samples
JM38510/34201BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 34201BEA	Samples
JM38510/34201BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 34201BEA	Samples
JM38510/34201BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 34201BFA	Samples
JM38510/34201BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 34201BFA	Samples
M38510/34201B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 34201B2A	Samples
M38510/34201B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 34201B2A	Samples
M38510/34201BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 34201BEA	Samples
M38510/34201BEA	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 34201BEA	Samples
M38510/34201BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 34201BFA	Samples
M38510/34201BFA	ACTIVE	CFP	W	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	JM38510/ 34201BFA	Samples



# PACKAGE OPTION ADDENDUM

6-Feb-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN54F283J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54F283J	Samples
SN54F283J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	SN54F283J	Samples
SN74F283D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samples
SN74F283D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	F283	Samples
SN74F283N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74F283N	Samples
SN74F283N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	NIPDAU	N / A for Pkg Type	0 to 70	SN74F283N	Samples
SNJ54F283FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9758701Q2A SNJ54F 283FK	Samples
SNJ54F283FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9758701Q2A SNJ54F 283FK	Samples
SNJ54F283J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9758701QE A SNJ54F283J	Samples
SNJ54F283J	ACTIVE	CDIP	J	16	1	TBD	Call TI	N / A for Pkg Type	-55 to 125	5962-9758701QE A SNJ54F283J	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.



# PACKAGE OPTION ADDENDUM

6-Feb-2020

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54F283, SN74F283 :

Catalog: SN74F283

Military: SN54F283

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

# D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around


NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP2-F16



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated