


Low voltage high bandwidth quad SPDT switch



Features

- Ultra low power dissipation:
 - $I_{CC} = 3 \mu\text{A}$ at $T_A = 85 \text{ }^\circ\text{C}$
- Low on-resistance:
 - $R_{DS(on)} = 4.6 \Omega$ ($T_A = 25 \text{ }^\circ\text{C}$) at $V_{CC} = 4.3 \text{ V}$
 - $R_{DS(on)} = 5.8 \Omega$ ($T_A = 25 \text{ }^\circ\text{C}$) at $V_{CC} = 3.0 \text{ V}$
- Wide operating voltage range:
 - $V_{CC}(\text{opr}) = 1.65 \text{ V}$ to 4.3 V single supply
- 4.3 V tolerant and 1.8 V compatible threshold on digital control input at $V_{CC} = 2.3 \text{ V}$ to 3.0 V
- Typical bandwidth (-3 dB) at 500 MHz on all channels
- Latch-up performance exceeds 100 mA per JESD 78, Class II
- ESD performance exceeds JESD22
 - 2000-V human body model (A114-A)
- USB (2.0) high speed (480 Mbps) signal switching compliant

Description

The **STG3692** is a high-speed CMOS low voltage quad analog SPDT (single pole dual throw) switch or 2:1 multiplexer /demultiplexer switch developed in silicon gate C2MOS technology. It is designed to operate from 1.65 V to 4.3 V, making this device ideal for portable applications.

The nSEL inputs are provided to control the switch. The switch S1 is ON (connected to common ports Dn) when the nSEL input is held high and OFF (high impedance state exists between the two ports) when SEL is held low; the switch S2 is ON (connected to common port D) when the nSEL input is held low and OFF (high impedance state exists between the two ports) when nSEL is held high. Additional key features are fast switching speed, break-before-make delay time and ultra low power consumption. All inputs and outputs are equipped with protection circuits against static discharge, giving them ESD immunity and transient excess voltage.

Product status link

[STG3692](#)


Product summary

Order code	STG3692QTR
Package	QFN16L (2.6x1.8 mm)
Packing	Tape and reel

1 Pin settings

1.1 Pin connections

Figure 1. Pin connection (top through view)



1.2 Pin description

Table 1. Pin description

Pin	Symbol	Name and function
15, 1	1S1, 1S2	Independent channels
4, 6	2S1, 2S2	
7, 9	3S1, 3S2	
12, 14	4S1, 4S2	
16, 5, 8, 13	D1, D2, D3, D4	Common channels
3, 10	1-2SEL, 3-4SEL	Control
2	V _{CC}	Positive supply voltage
11	GND	Ground (0 V)

Note: Exposed pad must be soldered to a floating plane. Do not connect to power or ground.

2 Device summary

Figure 2. Input equivalent circuit




Table 2. Truth table

SEL	SWITCH S1	SWITCH S2
H	ON	OFF ⁽¹⁾
L	OFF ⁽¹⁾	ON

1. High impedance

3 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality documents.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage	-0.5 to 5.5	V
V _I	DC input voltage	-0.5 to V _{CC} + 0.5	V
V _{IC}	DC control input voltage	-0.5 to 5.5	V
V _O	DC output voltage	-0.5 to V _{CC} + 0.5	V
I _{IKC}	DC input diode current on control pin (V _{SEL} <0 V)	-50	mA
I _{IK}	DC input diode current (V _{SEL} <0 V)	±50	mA
I _{OK}	DC output diode current	±20	mA
I _O	DC output current	±128	mA
I _{OP}	DC output current peak (pulse at 1 ms, 10% duty cycle)	±300	mA
I _{CC} or I _{GND}	DC V _{CC} or ground current	±100	mA
P _D	Power dissipation at T _A = 70 °C ⁽¹⁾	1120	mW
T _{stg}	Storage temperature	-65 to 150	°C
T _L	Lead temperature (10 s)	300	°C

1. Derate above 70 °C by 18.5 mW/C.

3.1 Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Parameters	Value	Unit	
V _{CC}	Supply voltage	1.65 to 4.3	V	
V _I	Input voltage	0 to V _{CC}		
V _{IC}	Control input voltage	0 to 4.3		
V _O	Output voltage	0 to V _{CC}		
T _{op}	Operating temperature	-40 to 85	°C	
dt/dv	Input rise and fall time control input	V _{CC} = 1.65 V to 2.7 V	0 to 20	ns/V
		V _{CC} = 3.0 to 4.3 V	0 to 10	

4 Electrical characteristics

Table 5. DC specifications

Symbol	Parameter	Test conditions		Value					Unit
		V _{CC} (V)		T _A = 25 °C			-40 to 85 °C		
				Min.	Typ.	Max.	Min.	Max.	
V _{IH}	High level input voltage	1.65 -1.95		0.65 V _{CC}			0.65 V _{CC}		V
		2.3-2.5		1.2			1.2		
		2.7-3.0		1.3			1.3		
		3.3-3.6		1.4			1.4		
		4.3		1.6			1.6		
V _{IL}	Low level input voltage	1.65-1.95				0.25			V
		2.3-2.5				0.25			
		2.7-3.0				0.25			
		3.3-3.6				0.30			
		4.3				0.40			
R _{PEAK}	Switch-on peak resistance	1.8	V _S = 0 V to V _{CC} , I _S = 8 mA		12	16			Ω
		2.7			6.3	8			
		3			5.8	7.5			
		3.7			5	6.5			
		4.3			4.6	6.0			
R _{ON}	Switch-on resistance	3	V _S = 3 V, I _S = 8 mA		4	5.2			Ω
		3	V _S = 0.8 V, I _S = 8 mA		5	6.5			
ΔR _{ON}	ON-resistance match between channels ⁽¹⁾	1.8	V _S @ R _{ON} max., I _S = 8 mA						Ω
		2.7							
		3			0.3				
		3.7							
		4.3							
R _{FLAT}	ON-resistance flatness ⁽²⁾	1.8	V _S = 0 V to V _{CC} , I _S = 8 mA		6.6				Ω
		2.7			2				
		3			1.7				
		3.7			1.5				
		4.3			1.6				
I _{OFF}	OFF-state leakage current (SN)	4.3	V _S = 0.3 V and V _D = 4 V or V _S = 4 V and V _D = 0.3 V			±20		±100	nA
I _{ON}	ON-state leakage current (D)	4.3	V _S = 0.3 V and V _D = 4 V or V _S = 4 V and V _D = 0.3 V			±20		±100	nA

Symbol	Parameter	Test conditions		Value					Unit
		V _{CC} (V)		T _A = 25 °C			-40 to 85 °C		
				Min.	Typ.	Max.	Min.	Max.	
I _{SEL}	SEL input leakage current	0 to 4.3	V _{SEL} = 0 to 4.3 V			±0.1		2	μA
I _{CC}	Quiescent supply current	1.65 to 4.3	V _{SEL} = V _{CC} or GND			0.1		3	μA
I _{CCLV}	Quiescent supply current low voltage driving	4.3	V _{1-2SEL} , V _{3-4SEL} = 1.65 V		20	25		35	μA
			V _{1-2SEL} , V _{3-4SEL} = 1.80 V		17	22		30	
			V _{1-2SEL} , V _{3-4SEL} = 2.60 V		6	11		20	

1. $\Delta R_{on} = \max. |mSN - nSN|$, where $m = 1..4$ and $n = 1..4$, $N = 1..2$
2. Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.

Table 6. Analog switch characteristics (C_L = 35 pF, R_L = 50 Ω, t_r = t_f ≤ 5 ns)

Symbol	Parameter	Test conditions		Value					Unit
		V _{CC} (V)		T _A = 25 °C			-40 to 85 °C		
				Min.	Typ.	Max.	Min.	Max.	
t _{PLH} , t _{PHL}	Propagation delay	1.65-1.95			0.3				ns
		2.3-2.7			0.3				
		3.0-3.3			0.25				
		3.6-4.3			0.25				
t _{ON}	Turn-on time	1.65-1.95	V _S = 0.8 V		31				ns
		2.3-2.7	V _S = 1.5 V		20	26		34	
		3.0-3.3			15	20		26	
		3.6-4.3			12	15		20	
t _{OFF}	Turn-off time	1.65-1.95	V _S = 0.8 V		22				ns
		2.3-2.7	V _S = 1.5 V		14	18		23	
		3.0-3.3			11	14		18	
		3.6-4.3			10	13		17	
t _D	Break- before-make time delay	1.65-1.95	C _L = 35 pF, R _L = 50 Ω, V _S = 1.5 V	1	7				ns
		2.3-2.7		1	5				
		3.0-3.3		1	4				
		3.6-4.3		1	3				
Q	Charge injection	1.65	C _L = 100 pF, V _{GEN} = 0 V, R _{GEN} = 0 Ω		2.8				pC
		2.3			3.5				
		3			3.8				
		4.3			5				

Table 7. Analog switch characteristics ($C_L = 5 \text{ pF}$, $R_L = 50 \text{ } \Omega$, $T_A = 25 \text{ } ^\circ\text{C}$)

Symbol	Parameter	Test conditions		Value					Unit
		V_{CC} (V)		$T_A = 25 \text{ } ^\circ\text{C}$		$-40 \text{ to } 85 \text{ } ^\circ\text{C}$			
				Min.	Typ.	Max.	Min.	Max.	
OIRR	Off isolation ⁽¹⁾	1.65 - 4.3	DC bias = $V_{CC}/2$, f = 1 MHz, signal = 0 dBm		-79				dB
			DC bias = $V_{CC}/2$, f = 10 MHz, signal = 0 dBm		-60				
X_{talk}	Crosstalk	1.65 - 4.3	DC bias = $V_{CC}/2$, f = 1 MHz, signal = 0 dBm		-78			dB	
			DC bias = $V_{CC}/2$, f = 10 MHz, signal = 0 dBm		-61				
B_W	-3 dB bandwidth	3.0 - 4.3	$R_L = 50 \text{ } \Omega$, DC bias = $V_{CC}/2$, signal = 0 dBm		500			MHz	
D_G	Differential gain	3.0 - 4.3	$R_L = 150 \text{ } \Omega$		0.64			%	
D_P	Differential phase	3.0 - 4.3	$R_L = 150 \text{ } \Omega$		0.1			deg	
C_{IN}	Control pin input capacitance	3.3	f = 1 MHz, $V_S = 0.1 \text{ V}_{pp}$		6.2			pF	
C_{ON}	Sn port capacitance when switch is enabled	3.3	f = 1 MHz, $V_S = 0.1 \text{ V}_{pp}$		12			pF	
C_{OFF}	Sn port capacitance when switch is disabled	3.3	f = 1 MHz, $V_S = 0.1 \text{ V}_{pp}$		5			pF	

1. Off isolation = $20 \text{ Log}_{10} (V_D/V_S)$, V_D = output. V_S = input to off switch.

Table 8. USB related AC electrical characteristics

Symbol	Parameter	Test conditions		Value					Unit
		V_{CC} (V)		$T_A = 25 \text{ } ^\circ\text{C}$		$-40 \text{ to } 85 \text{ } ^\circ\text{C}$			
				Min.	Typ.	Max.	Min.	Max.	
$t_{SK(0)}$	Channel-to-channel skew	3.0 to 3.6	$C_L = 10 \text{ pF}$		26				ps
$t_{SK(P)}$	Skew of opposite transition of the same output	3.0 to 3.6	$C_L = 10 \text{ pF}$		60				ps
T_J	Total jitter	3.0 to 3.6	$R_L = 50 \text{ } \Omega$, $C_L = 10 \text{ pF}$, $t_R = t_F = 750 \text{ ps}$ at 480 Mbps		130				ps

5 Test circuits

Figure 3. On-resistance




Figure 4. Bandwidth




Figure 5. Off leakage




Figure 6. On leakage




Figure 7. Channel-to-channel crosstalk




Figure 8. OFF isolation





Figure 9. Test circuits



- Note:
1. $C_L = 5/35 \text{ pF}$ or equivalent: (includes jig capacitance)
 2. $R_L = 50 \Omega$ or equivalent
 3. $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

Figure 10. Break-before-make time delay




Figure 11. Switching time and charge injection ($V_{GEN} = 0 \text{ V}$, $R_{GEN} = 0 \Omega$, $R_L = 1 \text{ M}\Omega$, $C_L = 100 \text{ pF}$)





Figure 12. Turn-on, turn-off delay time



6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 QFN16 (2.6x1.8 mm) package information

Figure 13. QFN16L (2.6x1.8 mm) package outline






Table 9. QFN16L (2.6x1.8 mm) package mechanical data


Symbol	mm		
	Min.	Typ.	Max.
A	0.45	0.5	0.55
A1	0	0.02	0.05
A3		0.127	
b	0.15	0.2	0.25
D	2.55	2.6	2.65
D2	1.45	1.5	1.55
E	1.75	1.8	1.85
E2	0.65	0.7	0.75
e		0.4	
L	0.25	0.3	0.35

Note: VFQFPN - Standard for thermally enhanced very fine pitch quad flat package no leads. The leads size is comprehensive of the thickness of the leads finishing material. Dimensions do not include mold protrusion. Package outline exclusive of metal burrs dimensions. Shipping media tape and reel units: 3000.

Figure 14. QFN16L (2.6x1.8 mm) recommended footprint


6.2 QFN16L (2.6x1.8 mm) packing information
Figure 15. QFN16L (2.6x1.8 mm) carrier tape

Figure 16. QFN16L (2.6x1.8 mm) reel

- 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.20



Revision history

Table 10. Document revision history

Date	Version	Changes
11-Oct-2006	1	Initial release.
08-Nov-2006	2	Added feature in cover page.
08-Jan-2007	3	Mechanical data updated.
03-Jul-2007	4	C _{ON} and C _{OFF} values updated on Table 8 on page 8.
05-May-2010	5	Document reformatted no content change.
30-Jun-2010	6	Update of product maturity.
14-Oct-2019	7	Updated Section 5 Test circuits.
04-Aug-2021	8	Updated ISEL, ICC max. value in Table 5, BW typ. value, OIRR and Xtalk test conditions in Table 7.
07-Dec-2021	9	Updated Table 5. DC specifications.

Contents

1	Pin settings	2
1.1	Pin connections.....	2
1.2	Pin description.....	2
2	Device summary	3
3	Maximum ratings	4
3.1	Recommended operating conditions.....	4
4	Electrical characteristics	5
5	Test circuits	8
6	Package information	13
6.1	QFN16L (2.6x1.8 mm) package information.....	13
6.2	QFN16L (2.6x1.8 mm) packing information.....	15
	Revision history	16

List of tables

Table 1.	Pin description	2
Table 2.	Truth table	3
Table 3.	Absolute maximum ratings	4
Table 4.	Recommended operating conditions	4
Table 5.	DC specifications	5
Table 6.	Analog switch characteristics ($C_L = 35 \text{ pF}$, $R_L = 50 \text{ } \Omega$, $t_r = t_f \leq 5 \text{ ns}$)	6
Table 7.	Analog switch characteristics ($C_L = 5 \text{ pF}$, $R_L = 50 \text{ } \Omega$, $T_A = 25 \text{ } ^\circ\text{C}$)	7
Table 8.	USB related AC electrical characteristics	7
Table 9.	QFN16L (2.6x1.8 mm) package mechanical data	14
Table 10.	Document revision history	16

List of figures

Figure 1.	Pin connection (top through view)	2
Figure 2.	Input equivalent circuit	3
Figure 3.	On-resistance	8
Figure 4.	Bandwidth	8
Figure 5.	Off leakage	9
Figure 6.	On leakage	9
Figure 7.	Channel-to-channel crosstalk	10
Figure 8.	OFF isolation	10
Figure 9.	Test circuits	11
Figure 10.	Break-before-make time delay	11
Figure 11.	Switching time and charge injection ($V_{GEN} = 0\text{ V}$, $R_{GEN} = 0\ \Omega$, $R_L = 1\text{ M}\Omega$, $C_L = 100\text{ pF}$)	11
Figure 12.	Turn-on, turn-off delay time	12
Figure 13.	QFN16L (2.6x1.8 mm) package outline	13
Figure 14.	QFN16L (2.6x1.8 mm) recommended footprint	14
Figure 15.	QFN16L (2.6x1.8 mm) carrier tape	15
Figure 16.	QFN16L (2.6x1.8 mm) reel	15

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved