





TS3A27518E-Q1

SCDS311D - JANUARY 2010 - REVISED OCTOBER 2022

TS3A27518E-Q1 6-bit, 1-of-2 Multiplexer or Demultiplexer With Integrated IEC L-4 ESD and 1.8-V Logic Compatible Control Inputs

1 Features

- Qualified for automotive applications
- AEC-Q100 qualified with the following results:
 - Device temperature grade 2: –40°C to 105°C ambient operating temperature range
 - Device HBM ESD classification level H2
 - Device CDM ESD classification level C3B
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- 1.65-V to 3.6-V single-supply operation
- Powered-off protection (isolation in powerdown mode, Hi-Z when $V_{+} = 0$)
- Low capacitance switches, 21.5 pF (typical)
- Bandwidth up to 240 MHz for high-speed rail-to-rail signal handling
- Crosstalk and off isolation of -62 dB
- 1.8-V logic threshold compatibility for control inputs
- 3.6-V tolerant control inputs
- ESD performance: NC/NO ports
 - ±6-kV contact discharge (IEC 61000-4-2)
- 24-pin TSSOP (7.80 mm × 4.40 mm) and 24-pin QFN (4.00 mm × 4.00 mm) package

2 Applications

- SD/SDIO and MMC two port MUX
- PC VGA video MUX/video systems
- Audio and video signal routing

3 Description


The TS3A27518E-Q1 is a 6-bit 1-of-2 multiplexerdemultiplexer designed to operate from 1.65 V to 3.6 V. This device can handle both digital and analog signals, and signals up to V+ can be transmitted in either direction. The TS3A27518E-Q1 has two control pins, each controlling three 1-of-2 muxes at the same time, and an enable pin that is used to put all outputs in high-impedance mode. The control pins are compatible with 1.8-V logic thresholds and are backward compatible with 2.5-V and 3.3-V logic thresholds as well.

The TS3A27518E-Q1 allows any SD, SDIO, and multimedia card host controllers to be expanded out to multiple cards or peripherals because the SDIO interface consists of 6-bits: CMD, CLK, and Data[0:3] signals. The TS3A27518E-Q1 has two control pins that give additional flexibility to the user, for example, the ability to mux two different audio-video signals in equipment such as an LCD television, an LCD monitor, or a notebook docking station.

Package Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS3A27518E-Q1	RTW (WQFN, 24)	4.00 mm × 4.00 mm
133A27310E-Q1	PW (TSSOP, 24)	7.80 mm × 4.40 mm

For all available packages, see the orderable addendum at the end of the data sheet.



Copyright © 2016, Texas Instruments Incorporated

Functional Block Diagram

1 Features



Table of Contents

8.3 Feature Description

2 Applications		8.3 Feature Description	
3 Description	1	8.4 Device Functional Modes	19
3 Description	1	9 Application and Implementation	20
4 Revision History	2	9.1 Application Information	<mark>20</mark>
5 Pin Configuration and Functions		9.2 Typical Application	
6 Specifications		10 Power Supply Recommendations	
6.1 Absolute Maximum Ratings		11 Layout	
6.2 ESD Ratings		11.1 Layout Guidelines	
6.3 Recommended Operating Conditions		11.2 Layout Example	
6.4 Thermal Information		12 Device and Documentation Support	
6.5 Electrical Characteristics for 3.3-V Supply		12.1 Documentation Support	
6.6 Electrical Characteristics for 2.5-V Supply		12.2 Receiving Notification of Documentation Up	
6.7 Electrical Characteristics for 1.8-V Supply		12.3 Support Resources	
6.8 Typical Characteristics		12.4 Trademarks	
7 Parameter Measurement Information		12.5 Electrostatic Discharge Caution	
8 Detailed Description		12.6 Glossary	23
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram	19	Information	23
Added functional safety-capable information	to the Fe	eatures section	1
Changes from Revision B (May 2012) to Revi			
		-	Page
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, L Packaging, and Orderable Information section 	s table, <i>l</i> es, <i>Applic</i> Device ar	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanic	ure , ical, 1
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, L Packaging, and Orderable Information section 	s table, <i>l</i> es, <i>Applic</i> Device ar	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanic	ure , ical, 1
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, Device Functional Mode Recommendations section, Layout section, Device Information section Updated the numbering format for tables, figure Changes from Revision A (March 2012) to Recommendation 	s table, I s, Applic Device ar on ures, and	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supplyed Documentation Support section, and Mechanical cross-references throughout the document	ure cal, 1 1
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, Device Packaging, and Orderable Information section. Updated the numbering format for tables, figure Changes from Revision A (March 2012) to Reference Changed device temp grade from 1 to 2, rem 	s table, I is, Applic Device are inures, and evision Enoved ma	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanical cross-references throughout the document 3 (May 2012) aximum withstand voltage info, changed C3B2 to	rical, 1 Page C3B 1
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, Device Functional Mode Recommendations section, Layout section, Device Information section Updated the numbering format for tables, figure Changes from Revision A (March 2012) to Reference Changed device temp grade from 1 to 2, remediated and Added extra row to ordering information tables 	s table, I is, Applic Device are onures, and evision E noved ma	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanical cross-references throughout the document	Page C3B 1
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, Device Functional Mode Recommendations section, Layout section, Device Information section. Updated the numbering format for tables, figure Changes from Revision A (March 2012) to Recommendation Added extra row to ordering information tables. Changed T_A = -40°C to 85°C to T_A = -40°C 	s table, I is, Applic Device aronures, and evision Enoved maeto 105°C	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanical cross-references throughout the document	Page C3B 1
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, Device Functional Mode Recommendations section, Layout section, Device Information section. Updated the numbering format for tables, figure Changes from Revision A (March 2012) to Recommendation Added extra row to ordering information tables. Changed T_A = -40°C to 85°C to T_A = -40°C 	s table, I is, Applic Device aronures, and evision Enoved maeto 105°C	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanical cross-references throughout the document	Page C3B 1
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, Device Functional Mode Recommendations section, Layout section, Device Function Section, Device Information section Updated the numbering format for tables, figure Changes from Revision A (March 2012) to Reserve Changed device temp grade from 1 to 2, remediated Added extra row to ordering information tables. Changed T_A = -40°C to 85°C to T_A = -40°C to 85°C and added extra row to -40°C to 85°C to -4	rs table, I is, Applicate and application in the control of the co	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanical cross-references throughout the document	rical,1 Page C3B115
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, Device Functional Mode Recommendations section, Layout section, Device Function Section, Device Information section Updated the numbering format for tables, figure Changes from Revision A (March 2012) to Reserve Changed device temp grade from 1 to 2, remediated Added extra row to ordering information tables. Changed T_A = -40°C to 85°C to T_A = -40°C to Added extra formation added extra formation added extra formation. Changed Full to -40°C to 85°C and added extra formation added extra formation. 	s table, I is, Applicate an application and application in the series of	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanical cross-references throughout the document	Page C3B 155
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, Device Functional Mode Recommendations section, Layout section, Device Function Section, Device Information section Updated the numbering format for tables, figure Changes from Revision A (March 2012) to Reference Changed device temp grade from 1 to 2, remeded Added extra row to ordering information tables. Changed Full to -40°C to 85°C and added extra Changed Full to -40°C to 85°C an	s table, I is, Applice of the series of the	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanical cross-references throughout the document 3 (May 2012) aximum withstand voltage info, changed C3B2 to with 85°C to 105°C and limits -7.5 to 7.5	Page C3B155
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, Device Functional Mode Recommendations section, Layout section, Device Function Section, Device Information section Updated the numbering format for tables, figure Changes from Revision A (March 2012) to Reference Changed device temp grade from 1 to 2, remeded Added extra row to ordering information tables. Changed T_A = -40°C to 85°C to T_A = -40°C to Added extra row to -40°C to 85°C and added extra Changed Full to -40°C to 85	s table, I is, Applice Device and in	Recommended Operating Conditions table, Feat ration and Implementation section, Power Supply and Documentation Support section, and Mechanical cross-references throughout the document	Page C3B155
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, Device Functional Mode Recommendations section, Layout section, Device Function Section, Device Information section Updated the numbering format for tables, figure Changes from Revision A (March 2012) to Reference Changed device temp grade from 1 to 2, remeded Added extra row to ordering information tables. Changed Tale –40°C to 85°C to Tale –40°C to 85°C and added extra Changed Full to –40°C to 85°C and added extra Changed Full to –40°C to 85°C and added extra Changed Full to –40°C to 85°C and added extra Changed Full to –40°C to 85°C and added extra Changed Full to –40°C to 85°C and added extra Changed Tale –40°C to 85°C to Tale –40°C to 85°	s table, I is, Applice Device and in	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanical cross-references throughout the document 3 (May 2012) Eximum withstand voltage info, changed C3B2 to with 85°C to 105°C and limits -7.5 to 7.5	Page C3B1
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, Device Functional Mode Recommendations section, Layout section, Device Function Section, Device Function Section, Device Function Section, Device Information section Updated the numbering format for tables, figure Changes from Revision A (March 2012) to Reference Changed device temp grade from 1 to 2, remeded Added extra row to ordering information tables. Changed Tables Changed Full to -40°C to 85°C and added extended Full to -40°C to 85°C and added ex	evision Encoder of the stable, Application of the stable, Application of the stable of	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanical cross-references throughout the document 3 (May 2012) aximum withstand voltage info, changed C3B2 to with 85°C to 105°C and limits -7.5 to 7.5	Page C3B15557
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, Layout section, Epackaging, and Orderable Information section. Updated the numbering format for tables, figure. Changes from Revision A (March 2012) to Revision A (March 20	stable, I is, Applicate an income an	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanical cross-references throughout the document	Page C3B 15557
 Added Device Information table, ESD Rating Description section, Device Functional Mode Recommendations section, Layout section, E Packaging, and Orderable Information section. Updated the numbering format for tables, figure. Changes from Revision A (March 2012) to Revision	stable, I is, Applicate an income in a series and in a	Recommended Operating Conditions table, Feat ation and Implementation section, Power Supply and Documentation Support section, and Mechanical cross-references throughout the document 3 (May 2012) aximum withstand voltage info, changed C3B2 to with 85°C to 105°C and limits -7.5 to 7.5	Page C3B 155577

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

Changed Full to -40°C to 85°C and added extra row with 85°C to 105°C with limits 35.2.....9 Changed Full to –40°C to 85°C and added extra row with 85°C to 105°C with limits 2.5......9



5 Pin Configuration and Functions




Figure 5-1. RTW Package, 24-Pin WQFN (Top View) Figure 5-2. PW Package, 24-Pin TSSOP (Top View)

Table	E 4	D:	-	-4:	_
Table	5-1	PIN	FIIn	CTION	c

	PIN		TYPE(1)	DESCRIPTION
NAME	RTW	PW	IYPE	DESCRIPTION
COM1	1	4	I/O	Common-signal path
COM2	3	6	I/O	Common-signal path
СОМЗ	4	7	I/O	Common-signal path
COM4	6	9	I/O	Common-signal path
COM5	7	10	I/O	Common-signal path
COM6	9	12	I/O	Common-signal path
EN	17	20	I	Digital control to enable or disable all signal paths
GND	2	5	_	Ground.
IN1	21	24	I	Digital control to connect COM to NC or NO
IN2	11	14	I	Digital control to connect COM to NC or NO
N.C.	24	3	_	Not connected
NC1	23	2	I/O	Normally closed-signal path
NC2	22	1	I/O	Normally closed-signal path
NC3	20	23	I/O	Normally closed-signal path
NC4	18	21	I/O	Normally closed-signal path
NC5	16	19	I/O	Normally closed-signal path
NC6	19	22	I/O	Normally closed-signal path
NO1	8	11	I/O	Normally open-signal path
NO2	10	13	I/O	Normally open-signal path
NO3	12	15	I/O	Normally open-signal path
NO4	14	17	I/O	Normally open-signal path
NO5	15	18	I/O	Normally open-signal path
NO6	13	16	I/O	Normally open-signal path
V _{CC}	5	8	_	Voltage supply

(1) I = input, O = output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V ₊	Supply voltage range ⁽²⁾		-0.5	4.6	V
V _{NC} V _{NO} V _{COM}	Analog voltage range ^{(2) (3) (4)}		-0.5	4.6	V
I _K	Analog port diode current ⁽⁵⁾	V ₊ < V _{NC} , V _{NO} , V _{COM} < 0	-50		mA
I _{NC} I _{NO} I _{COM}	ON-state switch current ⁽⁶⁾	V_{NC} , V_{NO} , $V_{COM} = 0$ to V_+	-50	50	mA
VI	Digital input voltage range ^{(2) (3)}		-0.5	4.6	V
I _{IK}	Digital input clamp current ^{(2) (3)}	V _{IO} < V _I < 0	-50		mA
I ₊	Continuous current through V ₊			100	mA
I _{GND}	Continuous current through GND		-100		mA
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) This value is limited to 5.5 V maximum.
- (5) Requires clamp diodes on analog port to V₊.
- (6) Pulse at 1-ms duration <10% duty cycle

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ AEC-Q100 Classification Level H2	±2000	V
V _(ESD)	Lieurostatio discridige	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ AEC-Q100 Classification Level C3B	±750	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process..
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage	V _{CC}	1.65	3.6	V
	V _{NC}			
Analog signal voltage	V _{NO}	0	V _{CC}	V
	V _{COM}			
Digital input voltage	V_1	0	V _{CC}	V

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



6.4 Thermal Information

		TS3A	TS3A27518E			
	THERMAL METRIC (1)	PW (TSSOP)	RTW (WQFN)	UNIT		
		24 PINS	24 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	104	40.7	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	51.6	42.9	°C/W		
R _{0JB}	Junction-to-board thermal resistance	57.5	19.2	°C/W		
Ψлт	Junction-to-top characterization parameter	9.9	1	°C/W		
ΨЈВ	Junction-to-board characterization parameter	57.1	19.3	°C/W		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	8	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics for 3.3-V Supply

 $V_{+} = 3 \text{ V to } 3.6 \text{ V}, T_{A} = -40^{\circ}\text{C to } 105^{\circ}\text{C (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST CO	NDITIONS	T _A	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
ON-state	r	$0 \le (V_{NC} \text{ or } V_{NO}) \le V_+,$	Switch ON,	25°C	3 V		4.4	6.2	Ω
resistance	r _{on}	$I_{COM} = -32 \text{ mA},$	See Figure 7-1	Full	5 V			7.6	32
ON-state	A =	V_{NC} or $V_{NO} = 2.1 \text{ V}$,	Switch ON,	25°C	2.1/		0.3	0.7	0
resistance match between channels	Δr _{on}	$I_{COM} = -32 \text{ mA},$	See Figure 7-1	Full	3 V			0.8	Ω
ON-state		$0 \le (V_{NC} \text{ or } V_{NO}) \le V_+,$	Switch ON,	25°C			0.95	2.1	
resistance flatness	r _{on(flat)}	$I_{COM} = -32 \text{ mA},$	See Figure 7-2	Full	3 V			2.3	Ω
		V_{NC} or $V_{NO} = 1 V$,		25°C		-0.5	0.05	0.5	
NC, NO OFF leakage	I _{NC(OFF)} , I _{NO(OFF)}	$V_{COM} = 3 \text{ V},$ or $V_{NC} \text{ or } V_{NO} = 3 \text{ V},$ $V_{COM} = 1 \text{ V}.$	Switch OFF, See Figure 7-2	Full	3.6 V	-7		7	μA
current		V_{NC} or $V_{NO} = 0$ to 3.6 V,	See Figure 7-2	25°C		-1	0.05	1	μΑ
	I _{NC(PWROFF)} , I _{NO(PWROFF)}	$V_{COM} = 3.6 \text{ V to 0},$ or $V_{NC} \text{ or } V_{NO} = 3.6 \text{ V to 0},$ $V_{COM} = 0 \text{ to } 3.6 \text{ V},$		Full	0 V	-12		12	
		V_{NC} or $V_{NO} = 3 V$,		25°C		-1	0.01	1	
COM	I _{COM(OFF)}	$ \begin{aligned} &V_{COM} = 1 \text{ V,} \\ &\text{or} \\ &V_{NC} \text{ or } V_{NO} = 1 \text{ V,} \\ &V_{COM} = 3 \text{ V,} \end{aligned} $	Switch OFF,	Full	3.6 V	-2		2	
OFF leakage current		V_{NC} or $V_{NO} = 3.6 \text{ V to } 0$,	See Figure 7-2	25°C		-1	0.02	1	μA
	I _{COM(PWROFF)}	$ \begin{aligned} &V_{COM} = 0 \text{ to } 3.6 \text{ V,} \\ &\text{or} \\ &V_{NC} \text{ or } V_{NO} = 0 \text{ to } 3.6 \text{ V,} \\ &V_{COM} = 3.6 \text{ V to } 0, \end{aligned} $		Full	0 V	-12		12	
		V_{NC} or $V_{NO} = 1 V$,	•	25°C		-2.5	0.04	2.2	
NC, NO ON leakage	I _{NO(ON)} , I _{NC(ON)}	V _{COM} = Open, or	Switch ON, See Figure 7-3	-40°C to 85°C	3.6 V	-7		7	μΑ
current	ind(en)	V _{NC} or V _{NO} = 3 V, V _{COM} = Open,		85°C to 105°C		-7.5		7.5	
COM		V_{NC} or V_{NO} = Open,		25°C		-2	0.03	2	
COM ON leakage current	I _{COM(ON)}	$V_{COM} = 1 \text{ V},$ or V_{NC} or $V_{NO} = \text{Open},$ $V_{COM} = 3 \text{ V},$	Switch ON, See Figure 7-3	Full	3.6 V	-7		7	μΑ
Digital Control Inpu	ts (IN1, IN2, EN) ⁽¹)							
Input logic high	V _{IH}			Full	3.6 V	1.2		3.6	V
Input logic low	V _{IL}			Full	3.6 V	0		0.65	V



6.5 Electrical Characteristics for 3.3-V Supply (continued)

 $V_{+} = 3 \text{ V to } 3.6 \text{ V}, T_{A} = -40^{\circ}\text{C to } 105^{\circ}\text{C (unless otherwise noted)}$

PARAMETER	SYMBOL	TEST CO	NDITIONS	TA	V+	MIN	TYP	MAX	UNIT
I I I		\/ - \/ - = 0		25°C	2014	-0.1	0.05	0.1	
Input leakage current	I _{IH} , I _{IL}	$V_1 = V_+ \text{ or } 0$		Full	3.6 V	-2.5		2.5	μA
Dynamic									
				25°C	3.3 V		18.1	59	
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 7-5	-40°C to 85°C	3 V to 3.6 V			60	ns
		,	•	85°C to 105°C	3 V to 5.0 V			68	
				25°C	3.3 V		25.4	60.6	
Turn-off time	t _{OFF}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 7-5	-40°C to 85°C	3 V to 3.6 V			61	ns
		1.2 33 33,		85°C to 105°C	3 V 10 3.0 V			70	
Break-before-	+	$V_{NC} = V_{NO} = V_{+}/2,$	C _L = 35 pF,	25°C	3.3 V	4	11.1	22.7	ns
make time	t _{BBM}	$R_L = 50 \Omega$,	See Figure 7-6	Full	3 V to 3.6 V			28	115
Charge injection	$Q_{\mathbb{C}}$	V _{GEN} = 0, R _{GEN} = 0,	C _L = 0.1 nF, See Figure 7-10	25°C	3.3 V		0.81		рС
NC, NO OFF capacitance	C _{NC(OFF)} , C _{NO(OFF)}	V _{NC} or V _{NO} = V ₊ or GND, Switch OFF,	See Figure 7-4	25°C	3.3 V		13		pF
COM OFF capacitance	C _{COM(OFF)}	V _{NC} or V _{NO} = V ₊ or GND, Switch OFF,	See Figure 7-4		3.3 V		8.5		pF
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V _{NC} or V _{NO} = V ₊ or GND, Switch OFF,	See Figure 7-4	25°C	3.3 V		21.5		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 7-4	25°C	3.3 V		21.5		pF
Digital input capacitance	Cı	V _I = V ₊ or GND	See Figure 7-4	25°C	3.3 V		2		pF
Bandwidth	BW	R _L = 50 Ω,	Switch ON, See Figure 7-6	25°C	3.3 V		240		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 7-8	25°C	3.3 V		-62		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 7-9	25°C	3.3 V		-62		dB
Crosstalk adjacent	X _{TALK(ADJ)}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 7-9	25°C	3.3 V		-71		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 7-11	25°C	3.3 V		0.05		%
Supply									
				25°C			0.04	0.3	
Positive supply current	I ₊	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	-40°C to 85°C	3.6 V			3	μΑ
11 7				85°C to 105°C				5	

⁽¹⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



6.6 Electrical Characteristics for 2.5-V Supply

 V_{+} = 2.3 V to 2.7 V, T_{A} = -40°C to 105°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch									
ON-state resistance	r _{on}	$0 \le (V_{NC} \text{ or } V_{NO}) \le V_+,$ $I_{COM} = -32 \text{ mA},$	Switch ON, See Figure 7-1	25°C Full	2.3 V		5.5	9.6 11.5	Ω
ON-state resistance match between channels	Δr _{on}	V_{NC} or $V_{NO} = 1.6 \text{ V}$, $I_{COM} = -32 \text{ mA}$,	Switch ON, See Figure 7-1	25°C Full	2.3 V		0.3	0.8	Ω
ON-state resistance	r _{on(flat)}	$0 \le (V_{NC} \text{ or } V_{NO}) \le V_+,$ $I_{COM} = -32 \text{ mA},$	Switch ON, See Figure 7-2	25°C Full	2.3 V		0.91	2.2	Ω
flatness		V 25V = 0.5V				0.2	0.04		
NC, NO	I _{NC(OFF)} , I _{NO(OFF)}	$\begin{aligned} &V_{NC} \text{ or } V_{NO} = 0.5 \text{ V,} \\ &V_{COM} = 2.3 \text{ V,} \\ &\text{ or } \\ &V_{NC} \text{ or } V_{NO} = 2.3 \text{ V,} \\ &V_{COM} = 0.5 \text{ V,} \end{aligned}$	Switch OFF,	25°C Full	2.7 V	-0.3 -6	0.04	6	
OFF leakage current		V_{NC} or $V_{NO} = 0$ to 2.7 V,	See Figure 7-2	25°C		-0.6	0.02	0.6	μA
I _{NC} (PWF	I _{NC(PWROFF)} , I _{NO(PWROFF)}	V_{COM} = 2.7 V to 0, or V_{NC} or V_{NO} = 2.7 V to 0, V_{COM} = 0 to 2.7 V,	,	Full	0 V	-10	,	10	
		V_{NC} or $V_{NO} = 0.5 \text{ V}$,		25°C		-0.7	0.02	0.7	
COM	I _{COM(OFF)}	$V_{COM} = 2.3 \text{ V},$ or $V_{NC} \text{ or } V_{NO} = 2.3 \text{ V},$ $V_{COM} = 0.5 \text{ V},$	Switch OFF.	Full	2.7 V	-1		1	
OFF leakage current		V_{NC} or $V_{NO} = 2.7 \text{ V to 0}$,	See Figure 7-2	25°C		-0.7	0.02	0.7	μΑ
San Sin	I _{COM(PWROFF)}	$V_{COM} = 0$ to 2.7 V, or V_{NC} or $V_{NO} = 0$ to 2.7 V, $V_{COM} = 2.7$ V to 0,		Full	0 V	-7.2		7.2	
NC, NO	I _{NO(ON)} ,	V _{NC} or V _{NO} = 0.5 V or 2.3	3 Switch ON,	25°C		-2.1	0.03	2.1	
ON leakage current	I _{NC(ON)}	V, V _{COM} = Open,	See Figure 7-3	Full	2.7 V	-6		6	μA
COM		V_{NC} or V_{NO} = Open, V_{COM} = 0.5 V,		25°C		-2	0.02	2	
ON leakage current	I _{COM(ON)}	or V _{NC} or V _{NO} = Open, V _{COM} = 2.3 V,	Switch ON, See Figure 7-3	Full	2.7 V	-5.7		5.7	μΑ
Digital Control Inputs	(IN1, IN2, EN) ⁽¹)							
Input logic high	V_{IH}	V _I = V ₊ or GND		Full	2.7 V	1.15		3.6	V
Input logic low	V _{IL}			Full	2.7 V	0		0.55	V
Input leakage current	$I_{\rm IH},I_{\rm IL}$	$V_I = V_+ \text{ or } 0$		25°C Full	2.7 V	-0.1 -2.1	0.01	0.1 2.1	μΑ
Dynamic									
Turn-on time	t _{ON}	V _{COM} = V+,	C _L = 35 pF,	25°C	2.5 V		17.2	36.8	ns
Tani on amo	JON	$R_L = 50 \Omega$,	See Figure 7-5	Full	2.3 V to 2.7 V			42.5	110
				25°C	2.5 V		17.1	29.8	
Turn-off time	t _{OFF}	$V_{COM} = V+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 7-5	-40°C to 85°C 85°C to 105°C	2.3 V to 2.7 V			34.4	ns
		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0 05 -	25°C	2.5 V	4.5	13	30	
Break-before- make time	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$ $R_{L} = 50 \Omega,$	C _L = 35 pF, See Figure 7-6	Full	2.5 V 2.3 V to 2.7 V	4.0	13	33.3	ns
Charge injection	Q_{C}	V _{GEN} = 0, R _{GEN} = 0,	C _L = 0.1 nF, See Figure 7-10	25°C	2.5 V		0.47		pC
NC, NO OFF capacitance	$C_{NC(OFF)}$, $C_{NO(OFF)}$	V _{NC} or V _{NO} = V ₊ or GND, Switch OFF,	See Figure 7-4	25°C	2.5 V		13.5		pF
COM OFF capacitance	C _{COM(OFF)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 7-4		2.5 V		9		pF



6.6 Electrical Characteristics for 2.5-V Supply (continued)

 V_{+} = 2.3 V to 2.7 V, T_{A} = -40°C to 105°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	TA	V+	MIN TYP	MAX	UNIT
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 7-4	25°C	2.5 V	22		pF
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 7-4	25°C	2.5 V	22		pF
Digital input capacitance	Cı	V _I = V ₊ or GND	See Figure 7-4	25°C	2.5 V	2		pF
Bandwidth	BW	R _L = 50 Ω,	Switch ON, See Figure 7-6	25°C	2.5 V	240		MHz
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 7-8	25°C	2.5 V	-62		dB
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 7-9	25°C	2.5 V	-62		dB
Crosstalk adjacent	X _{TALK(ADJ)}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 7-9	25°C	2.5 V	-71		dB
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 7-11	25°C	2.5 V	0.06		%
Supply								
				25°C		0.01	0.1	
Positive supply current	I ₊	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	-40°C to 85°C	2.7 V		2	μΑ
117				85°C to 105°C			3	

⁽¹⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Product Folder Links: TS3A27518E-Q1

6.7 Electrical Characteristics for 1.8-V Supply

 $V_{+} = 1.65 \text{ V}$ to 1.95 V, $T_{A} = -40^{\circ}\text{C}$ to 105°C (unless otherwise noted)

PARAMETER	SYMBOL	TEST CO	NDITIONS	TA	V ₊	MIN	TYP	MAX	UNIT
Analog Switch				<u> </u>					
ON-state resistance	r _{on}	$0 \le (V_{NC} \text{ or } V_{NO}) \le V_+,$ $I_{COM} = -32 \text{ mA},$	Switch ON, See Figure 7-1	25°C Full	1.65 V		7.1	14.4 16.3	Ω
ON-state resistance match	Δr _{on}	V_{NC} or $V_{NO} = 1.5 \text{ V}$, $I_{COM} = -32 \text{ mA}$,	Switch ON, See Figure 7-1	25°C Full	1.65 V		0.3	1 1.2	Ω
DN-state resistance	r _{on(flat)}	$0 \le (V_{NC} \text{ or } V_{NO}) \le V_+,$	Switch ON,	25°C	1.65 V		2.7	5.5	Ω
flatness	($I_{COM} = -32 \text{ mA},$	See Figure 7-2	Full				7.3	
NC, NO	I _{NC(OFF)} , I _{NO(OFF)}	$\begin{aligned} &V_{NC} \text{ or } V_{NO} = 0.3 \text{ V,} \\ &V_{COM} = 1.65 \text{ V,} \\ &\text{ or } \\ &V_{NC} \text{ or } V_{NO} = 1.65 \text{ V,} \\ &V_{COM} = 0.3 \text{ V} \end{aligned}$	Switch OFF.	25°C Full	1.95 V	-0.25 -5	0.03	0.25	μΑ
OFF leakage current		V_{NC} or $V_{NO} = 1.95 \text{ V to } 0$,	See Figure 7-2	25°C		-0.4	0.01	0.4	
	I _{NC(PWROFF)} , I _{NO(PWROFF)}	$ \begin{aligned} &V_{COM} = 0 \text{ to } 1.95 \text{ V,} \\ &\text{or} \\ &V_{NC} \text{ or } V_{NO} = 0 \text{ to } 1.95 \text{ V,} \\ &V_{COM} = 1.95 \text{ V to } 0, \end{aligned} $		Full	0 V	-7.2		7.2	μΑ
		V_{NC} or $V_{NO} = 0.3 \text{ V}$,		25°C		-0.4	0.02	0.4	
COM OFF leakage current	I _{COM(OFF)} , I _{COM(OFF)}	$V_{COM} = 1.65 \text{ V},$ or $V_{NC} \text{ or } V_{NO} = 1.65 \text{ V},$ $V_{COM} = 0.3 \text{ V}$	Quitab OFF	Full	1.95 V	-0.9		0.9	μA
	I _{COM(PWROFF)} , I _{COM(PWROFF)}	V_{NC} or $V_{NO} = 1.95 \text{ V to } 0$,	– Switch OFF, See Figure 7-2	25°C	0 V	-0.4	0.02	0.4	μА
		$V_{COM} = 0 \text{ to } 1.95 \text{ V},$ or		-40°C to 85°C		– 5		5	
	(V_{NC} or $V_{NO} = 0$ to 1.95 V, $V_{COM} = 1.95$ V to 0,		85°C to 105°C		-5.8		5.8	l
NC, NO ON leakage current		V_{NC} or $V_{NO} = 0.3 \text{ V}$, $V_{COM} = \text{Open}$,		25°C		-2	0.02	2	μA
	I _{NO(ON)} ,	or V _{NC} or V _{NO} = 1.65 V, V _{COM} = Open,	Switch ON, See Figure 7-3	Full	1.95 V	-5.2		5.2	
		V _{NC} or V _{NO} = Open,		25°C	1.95 V	-2	0.02	2	uА
COM ON leakage current	I _{COM(ON)}	$V_{COM} = 0.3 \text{ V},$ or V_{NC} or $V_{NO} = \text{Open},$ $V_{COM} = 1.65 \text{ V},$	Switch ON, See Figure 7-3	Full		-5.2		5.2	
Digital Control Inputs	(IN1, IN2, EN) ⁽¹)							
Input logic high	V _{IH}	V _I = V ₊ or GND		Full	1.95 V	1		3.6	V
Input logic low	V _{IL}			Full	1.95 V	0		0.4	V
Input leakage current	I _{IH} , I _{IL}	V _I = V ₊ or 0		25°C Full	1.95 V	-0.1 -2.1	0.01	0.1 2.1	μΑ
Dynamic		T							
Turn-on time	t _{ON}	$V_{COM} = V_+,$ $R_L = 50 \Omega,$	C _L = 35 pF, See Figure 7-5	25°C Full	1.8 V 1.65 V to 1.95		14.1	49.3 56.7	ns
				25°C	V 4.0.V/		16.1	26.5	
Turn-off time	t _{OFF}	V _{COM} = V ₊ ,	C _L = 35 pF, See Figure 7-5	-40°C to 85°C	1.8 V		10.1	31.2	ns
		$R_L = 50 \Omega$,	Ode i iguit /-0	85°C to 105°C	V			35.2	
Break-before-		$V_{NC} = V_{NO} = V_{+}/2,$	C _L = 35 pF,	25°C	1.8 V	5.3	18.4	58	
make time	t _{BBM}	$V_{NC} = V_{NO} = V_{+}/2,$ $R_L = 50 \Omega,$	See Figure 7-6	Full	1.65 V to 1.95 V			58	ns
Charge injection	Q _C	V _{GEN} = 0, R _{GEN} = 0,	C _L = 1 nF, See Figure 7-10	25°C	1.8 V		0.21		pC


6.7 Electrical Characteristics for 1.8-V Supply (continued)

 V_{+} = 1.65 V to 1.95 V, T_{A} = -40°C to 105°C (unless otherwise noted)

PARAMETER	PARAMETER SYMBOL		NDITIONS	T _A	V ₊	MIN TYP	P MAX	UNIT	
NC, NO OFF capacitance	C _{NC(OFF)} , C _{NO(OFF)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 7-4	25°C	1.8 V	9	9	pF	
NC, NO ON capacitance	C _{NC(ON)} , C _{NO(ON)}	V_{NC} or $V_{NO} = V_{+}$ or GND, Switch OFF,	See Figure 7-4	25°C	1.8 V	22	2	pF	
COM ON capacitance	C _{COM(ON)}	V _{COM} = V ₊ or GND, Switch ON,	See Figure 7-4	25°C	1.8 V	22		pF	
Digital input capacitance	Cı	V _I = V ₊ or GND	See Figure 7-4	25°C	1.8 V	2	2	pF	
Bandwidth	BW	R _L = 50 Ω,	Switch ON, See Figure 7-6	25°C	1.8 V	240)	MHz	
OFF isolation	O _{ISO}	$R_L = 50 \Omega$, f = 10 MHz,	Switch OFF, See Figure 7-8	25°C	1.8 V	-60)	dB	
Crosstalk	X _{TALK}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 7-9	25°C	1.8 V	-60)	dB	
Crosstalk adjacent	X _{TALK(ADJ)}	$R_L = 50 \Omega$, f = 10 MHz,	Switch ON, See Figure 7-9	25°C	1.8 V	-7	1	dB	
Total harmonic distortion	THD	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz, See Figure 7-11	25°C	1.8 V	0	1	%	
Supply							,		
				25°C		0.0	1 0.1		
Positive supply current	I+	$V_I = V_+ \text{ or GND},$	Switch ON or OFF	-40°C to 85°C	1.95 V		1.5	μA	
oupply ourion				85°C to 105°C			2.5		


⁽¹⁾ All unused digital inputs of the device must be held at V₊ or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

6.8 Typical Characteristics







6.8 Typical Characteristics (continued)



6.8 Typical Characteristics (continued)







7 Parameter Measurement Information

Table 7-1. Parameter Description

Difference of r _{on} between ron(flat) I _{NC(OFF)} Leakage current measure (COM) open I _{NO(OFF)} Leakage current measure (COM) open I _{NO(ON)} Leakage current measure (COM) open I _{LOM(OFF)} Leakage current measure (COM) open I _{LOM(OFF)} Leakage current measure (COM) open I _{LOM(OFF)} Leakage current measure (COM) open I _{LOM(ON)} Leakage current measure (COM) open V _I Maximum input voltage V _I Voltage at the control in I _{IH} , I _{IL} Leakage current measure (COM) I _{IH} , I _{IL} Leakage current measure (COM) I _{IH} , I _{IL} Leakage current measure (COM) I _{IH} , I _{IL} Leakage current measure (COM) I _I CON(OFF) Con (COFF) Capacitance at the NC C _{NO(OFF)} Capacitance at the NC C _{NO(OFF)} Capacitance at the NC C _{NO(OFF)} Capacitance at the NC C _{COM(OFF)} Capacitance at the NC C _{COM(OFF)} Capacitance at the CO C _{COM(ON)} Capacitance at the CO Capacitance at the CO C _{COM(ON)} Capacitance at the CO C _{COM(ON)} Capacitance at the CO Ca	DESCRIPTION
V _{NO} Voltage at NO r _{on} Resistance between Cr Δr _{on} Difference of r _{on} between r _{on(flat)} Difference between the l _{NC(OFF)} Leakage current meast (COM) open l _{NO(OFF)} Leakage current meast (COM) open l _{NO(OFF)} Leakage current meast (COM) open l _{COM(OFF)} Leakage current meast (COM) open l _{COM(ON)} Control in l _{IH} , l _{IL} Leakage current meast l _{ON} Turn-on time for the sw delay between the digit l _{OFF} Charge injection is a measure (Charge injection, Q _C = C _{NC(OFF)} Capacitance at the NC C _{NO(OFF)} Capacitance at the NC C _{NO(OFF)} Capacitance at the NC C _{COM(OFF)} Capacitance at the NC C _{COM(OFF)} Capacitance at the CO C _{COM(ON)} Capacitance at the CO C _{COM(O}	
ron Resistance between Co Δron Difference of ron between ron(flat) Difference between the lNC(OFF) Leakage current measure (COM) open lNO(OFF) Leakage current measure (COM) open lNO(OFF) Leakage current measure (COM) open lCOM(OFF) Leakage current measure (COM) open lCOM(OFF) Leakage current measure (COM) open lCOM(ON) VIH Minimum input voltage VIL Maximum input voltage VIL Voltage at the control in lIH, lIL Leakage current measure delay between the digit ton Turn-on time for the sw delay between the digit ton Charge injection is a m output. This is measure Charge injection, QC = CNC(OFF) Capacitance at the NC CNC(ON) Capacitance at the NC CNO(OFF) Capacitance at the NC CNO(OFF) Capacitance at the NC CCOM(OFF) Capacitance at the CO CCOM(OFF) Capacitance at the CO CCOM(ON) Capacitance at the CO CTOSSTALK is a measure crosstalk	
Difference of r _{on} between ron(flat) Difference between the leakage current measure (COM) open VIH Minimum input voltage VI Woltage at the control in lih, lil. Leakage current measure delay between the digit Turn-on time for the sw delay between the digit Charge injection is a moutput. This is measure Charge injection, Q _C = CNC(OFF) Capacitance at the NC CNC(ON) Capacitance at the NC CNO(OFF) Capacitance at the NC CNO(ON) Capacitance at the NC CCOM(OFF) Capacitance at the CO CCOM(OFF) Capacitance at the CO CCOM(ON) Capacitance at the CO Capacitance of control OISO Total harmonic distortic root mean square (RM: Total harmonic distortic roo	
ron(flat) Difference between the lack of	OM and NC or NO ports when the channel is ON
INC(OFF) Leakage current measure (COM) open VIH Minimum input voltage VIL Maximum input voltage VII Leakage current measure (COM) Voltage at the control in the swing delay between the digit of the swing delay between the NC Concomical Condition of the swing delay between the NC Concomical Condition of the NC Concomical Condition of the Swing delay of the Swing delay between the NC Common Capacitance at the NC Common Capacitance at the NC Common Capacitance at the CO Common Capacitance at Capacitance at Common Capacitance at Capa	en channels in a specific device
INC(ON) Leakage current measure (COM) open VIH Minimum input voltage VI Voltage at the control in light of the swing delay between the digit of the swing delay between the digit of the swing delay between the digit of the swing delay between the NC Common Capacitance at the NC Concorrent Capacitance at the NC Common Capacitance at the NC Common Capacitance at the NC Common Capacitance at the CO Common Capacitance at Common Capacitance at Common Capacitance Ca	e maximum and minimum value of r _{on} in a channel over the specified range of conditions
INC(ON) INO(OFF) Leakage current measured (COM) open Vince Maximum input voltage Vince Maximum input voltage Vince Voltage at the control in the second open open open open open open open open	ured at the NC port, with the corresponding channel (NC to COM) in the OFF state
INO(ON) Leakage current measure (COM) open Icom(OFF) Leakage current measure (COM) open Leakage current measure output (NC or NO) open VIH Minimum input voltage VIL Maximum input voltage VI Voltage at the control in IIH, IIL Leakage current measure delay between the digit Turn-on time for the sw delay between the digit Charge injection is a moutput. This is measure Charge injection, Q _C = CNC(OFF) Capacitance at the NC CNC(ON) Capacitance at the NC CNO(OFF) Capacitance at the NC COM(OFF) Capacitance at the CO CCOM(OFF) Capacitance at the CO Capacitance at the CO Com(OFF) Capacitance at the CO Crosstalk is a measure crosstalk is a measure crosstalk is a measure measured in a specific BW Bandwidth of the switch Total harmonic distortic root mean square (RM:	ured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output
INO(ON) ICOM(OFF) Leakage current measure current measure crosstalk is a measure crost and in a specific BW ICOM(ON) ICOM(OFF) Leakage current measure current measure crosstalk is a measure current measure current measure current measure current measure crost alk is a measure crost and in a specific BW Icom(OFF) Icom(ON) Leakage current measure current mea	ured at the NO port, with the corresponding channel (NO to COM) in the OFF state
Icom(on) Leakage current measured for the SW frequency, with the Control of Com(on) Leakage current measured for the SW frequency, with the control of C	ured at the NO port, with the corresponding channel (NO to COM) in the ON state and the output
VIH Minimum input voltage VIL Maximum input voltage VIL Maximum input voltage VI Voltage at the control in IIH, IIL Leakage current measure ton Turn-on time for the sw delay between the digit Turn-off time for the sw delay between the digit Charge injection is a moutput. This is measure Charge injection, Q _C = CNC(OFF) Capacitance at the NC CNC(ON) Capacitance at the NC CNO(OFF) Capacitance at the NC CNO(ON) Capacitance at the NC COM(OFF) Capacitance at the CO COM(OFF) Capacitance at the CO Capacitance at the CO Com(ON) Capacitance at the CO Crosstalk is a measure crosstalk is a measure crosstalk is a measure measured in a specific BW Bandwidth of the switch ThD Total harmonic distortion of mean square (RM:	ured at the COM port, with the corresponding channel (COM to NC or NO) in the OFF state
V _{IL} Maximum input voltage V _I Voltage at the control in I _{IH} , I _{IL} Leakage current measure t _{ON} Turn-on time for the sw delay between the digit Turn-off time for the sw delay between the digit Charge injection is a m output. This is measure Charge injection, Q _C = C _{NC(OFF)} Capacitance at the NC C _{NO(OFF)} Capacitance at the NC C _{NO(OFF)} Capacitance at the NC C _{COM(OFF)} Capacitance at the CO C _{COM(ON)} Capacitance at the CO Total harmonic distortion of the switch and the control	ured at the COM port, with the corresponding channel (COM to NC or NO) in the ON state and the
V _I Voltage at the control in I _{IH} , I _{IL} Leakage current measure t _{ON} Turn-on time for the sw delay between the digit Turn-off time for the sw delay between the digit Charge injection is a m output. This is measure Charge injection, Q _C = C _{NC(OFF)} Capacitance at the NC C _{NC(ON)} Capacitance at the NC C _{NO(OFF)} Capacitance at the NC C _{NO(OFF)} Capacitance at the NC C _{COM(OFF)} Capacitance at the CO C _{COM(ON)} Capacitance at the CO C _{COM(ON)} Capacitance at the CO Capacitance at the CO Crosstalk is a measure crosstalk is a measure crosstalk is a measure measured in a specific BW Bandwidth of the switch Total harmonic distortic root mean square (RM:	for logic high for the control input (IN, $\overline{\text{EN}}$)
I _{IH} , I _{IL} Leakage current measure to the sw delay between the digite to the sw delay between the digital sp and the sw delay between the digital samme the sw delay between the digital samme the sw delay between the digital samme the sw delay between	e for logic low for the control input (IN, $\overline{\text{EN}}$)
ton Turn-on time for the sw delay between the digit toff Turn-off time for the sw delay between the digit Turn-off time for the sw delay between the digit Charge injection is a m output. This is measure Charge injection, Q _C = CNC(OFF) Capacitance at the NC CNC(ON) Capacitance at the NC CNO(OFF) Capacitance at the NC COM(OFF) Capacitance at the NC CCOM(OFF) Capacitance at the CO Capacitance at the CO Capacitance at the CO Capacitance of control OISO OFF isolation of the sw frequency, with the corn XTALK Crosstalk is a measure crosstalk is a measure measured in a specific BW Bandwidth of the switch Total harmonic distortic root mean square (RM:	nput (IN, EN)
tope delay between the digit tope to the service of	ured at the control input (IN, EN)
toff delay between the digit QC Charge injection is a moutput. This is measure Charge injection, QC = CNC(OFF) Capacitance at the NC CNC(ON) Capacitance at the NC CNO(OFF) Capacitance at the NC CNO(ON) Capacitance at the NC COM(OFF) Capacitance at the CO COM(OFF) Capacitance at the CO COM(OFF) Capacitance at the CO Capacitance at the CO Capacitance of control OISO OFF isolation of the sw frequency, with the control XTALK Crosstalk is a measure crosstalk is a measure measured in a specific BW Bandwidth of the switch Total harmonic distortic root mean square (RM:	vitch. This parameter is measured under the specified range of conditions and by the propagation tal control (IN) signal and analog output NC or NO) signal when the switch is turning ON.
Q _C output. This is measure Charge injection, Q _C = C _{NC(OFF)} Capacitance at the NC C _{NC(ON)} Capacitance at the NC C _{NO(OFF)} Capacitance at the NC C _{NO(ON)} Capacitance at the NC C _{COM(OFF)} Capacitance at the CO C _{COM(ON)} Capacitance at the CO C _{COM(ON)} Capacitance at the CO C _I Capacitance of control O _{ISO} OFF isolation of the sw frequency, with the correspondency, with the correspondency of the control of the surface of control of the surface of control of the sw frequency of the correspondency of the surface of the control of the surface of the correspondence of the correspondence of the correspondence of the surface of the correspondence of the corres	vitch. This parameter is measured under the specified range of conditions and by the propagation tal control (IN) signal and analog output (NC or NO) signal when the switch is turning OFF.
C _{NC(ON)} Capacitance at the NC C _{NO(OFF)} Capacitance at the NC C _{NO(ON)} Capacitance at the NC C _{COM(OFF)} Capacitance at the CO C _{COM(ON)} Capacitance at the CO C _I Capacitance at the CO C _I Capacitance of control O _{ISO} OFF isolation of the sw frequency, with the correct crosstalk is a measure crosstalk is a measure measured in a specific BW Bandwidth of the switch ThD Total harmonic distortic root mean square (RM:	neasurement of unwanted signal coupling from the control (IN) input to the analog (NC or NO) ed in coulomb (C) and measured by the total charge induced due to switching of the control input. $C_L \times \Delta V_{COM}$, C_L is the load capacitance and ΔV_{COM} is the change in analog output voltage.
C _{NC(ON)} Capacitance at the NC C _{NO(OFF)} Capacitance at the NC C _{NO(ON)} Capacitance at the NC C _{COM(OFF)} Capacitance at the CO C _{COM(ON)} Capacitance at the CO C _I Capacitance at the CO C _I Capacitance of control O _{ISO} OFF isolation of the sw frequency, with the control Crosstalk is a measure crosstalk is a measure crosstalk is a measure as measured in a specific BW Bandwidth of the switch Total harmonic distortice root mean square (RM:	port when the corresponding channel (NC to COM) is OFF
C _{NO(OFF)} Capacitance at the NC C _{NO(ON)} Capacitance at the NC C _{COM(OFF)} Capacitance at the CO C _{COM(ON)} Capacitance at the CO Capacitance at the CO Capacitance of control O _{ISO} OFF isolation of the sw frequency, with the control Crosstalk is a measure crosstalk is a measure measured in a specific BW Bandwidth of the switch ThD ThD This is a measure crosstalk is a measure measured in a specific measured in a specific root mean square (RM:	port when the corresponding channel (NC to COM) is ON
C _{COM(OFF)} Capacitance at the CO C _{COM(ON)} Capacitance at the CO C _I Capacitance of control O _{ISO} OFF isolation of the sw frequency, with the corr Crosstalk is a measure crosstalk is a measure measured in a specific BW Bandwidth of the switch ThD ThD Total harmonic distortic root mean square (RM:	port when the corresponding channel (NO to COM) is OFF
C _{COM(ON)} Capacitance at the CO C _I Capacitance of control O _{ISO} OFF isolation of the sw frequency, with the corn Crosstalk is a measure crosstalk is a measure measured in a specific BW Bandwidth of the switch Total harmonic distortic root mean square (RM:	port when the corresponding channel (NO to COM) is ON
C _I Capacitance of control O _{ISO} OFF isolation of the sw frequency, with the corr Crosstalk is a measure crosstalk is a measure measured in a specific BW Bandwidth of the switch ThD Total harmonic distortic root mean square (RM:	OM port when the corresponding channel (COM to NC) is OFF
O _{ISO} OFF isolation of the sw frequency, with the corn Crosstalk is a measure crosstalk is a measure measured in a specific BW Bandwidth of the switch Total harmonic distortic root mean square (RM:	M port when the corresponding channel (COM to NC) is ON
Crosstalk is a measure crosstalk is a measure measured in a specific BW Bandwidth of the switch THD Total harmonic distortic root mean square (RM:	input (IN, $\overline{\text{EN}}$)
X _{TALK} crosstalk is a measure measured in a specific BW Bandwidth of the switch Total harmonic distortic root mean square (RM:	vitch is a measurement of OFF-state switch impedance. This is measured in dB in a specific responding channel (NC to COM) in the OFF state.
Total harmonic distortic root mean square (RM:	ement of unwanted signal coupling from an ON channel to an OFF channel (NC1 to NO1). Adjacent of unwanted signal coupling from an ON channel to an adjacent ON channel (NC1 to NC2) .This is frequency and in dB.
THD root mean square (RM	h. This is the frequency in which the gain of an ON channel is –3 dB below the DC gain.
	on describes the signal distortion caused by the analog switch. This is defined as the ratio of (S) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental
I ₊ Static power-supply cu	rrent with the control (IN) pin at V₊ or GND

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated







Figure 7-1. ON-state Resistance (r_{ON})



 $\textbf{Figure 7-2. OFF-State Leakage Current (I}_{\texttt{COM(OFF)}}, \textbf{I}_{\texttt{NC(OFF)}}, \textbf{I}_{\texttt{COM(PWROFF)}}, \textbf{I}_{\texttt{NC(PWROFF)}})$




Figure 7-3. ON-State Leakage Current (I_{COM(ON)}, I_{NC(ON)})








Figure 7-4. Capacitance (C_I, $C_{COM(OFF)}$, $C_{COM(ON)}$, $C_{NC(OFF)}$, $C_{NC(ON)}$)




- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5 ns$, $t_f < 5 ns$.
- B. C_L includes probe and jig capacitance.

Figure 7-5. Turn-On (t_{ON}) and Turn-Off Time (t_{OFF})



- A. C_L includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5$ ns. $t_f < 5$ ns.

Figure 7-6. Break-Before-Make Time (t_{BBM})




Channel ON: NO to COM $V_I = V_{IH}$ or V_{IL}

Network Analyzer Setup

Source Power = 0 dBM (632-mV P-P at 50-Ω load) DC Bias = 350 mV

Figure 7-7. Bandwidth (BW)




Channel OFF: NO to COM V_I = V_{IH} or V_{IL}

Network Analyzer Setup

Source Power = 0 dBM (632-mV P-P at 50-Ω load) DC Bias = 350 mV

Figure 7-8. OFF Isolation (O_{ISO})



Channel OFF: NO to COM
V_I = V_{IH} or V_{IL}


Channel ON: NC to COM

Network Analyzer Setup

Source Power = 0 dBM (632-mV P-P at $50-\Omega$ load) DC Bias = 350 mV


Figure 7-9. Crosstalk (X_{TALK})






- A. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r < 5 ns$, $t_f < 5 ns$.
- B. C_L includes probe and jig capacitance.

Figure 7-10. Charge Injection (Q_C)





A. C_L includes probe and jig capacitance.


Figure 7-11. Total Harmonic Distortion (THD)

8 Detailed Description

8.1 Overview

The TS3A27518E-Q1 is a bidirectional, 6-channel, 1:2 multiplexer-demultiplexer designed to operate from 1.65 V to 3.6 V. This device can handle both digital and analog signals, and can transmit signals up to V_{CC} in either direction. The TS3A27518E-Q1 has two control pins, each controlling three 1:2 muxes at the same time, and an enable pin that puts all outputs in high-impedance mode. The control pins are compatible with 1.8-V logic thresholds and are backward compatible with 2.5-V and 3.3-V logic thresholds.

8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

8.3 Feature Description

The isolation in power-down mode, $V_{CC} = 0$ feature places all switch paths in high-impedance state (High-Z) when the supply voltage equals 0 V.

8.4 Device Functional Modes

The TS3A27518E-Q1 is a bidirectional device that has two sets of three single-pole double-throw switches. Two digital signals control the 6 channels of the switch; one digital control for each set of three single-pole, double-throw switches. Digital input pin IN1 controls switches 1, 2, and 3, while pin IN2 controls switches 4, 5, and 6.

The TS3A27518E-Q1 has an $\overline{\text{EN}}$ pin that when set to logic high, it places all channels into a high-impedance or HIGH-Z state. Table 8-1 lists the functions of TS3A27518E-Q1.

	Table 0-1. I diliction Table												
EN	IN1	IN2	NC1/2/3 TO COM1/2/3, COM1/2/3 TO NC1/2/3	NC4/5/6 TO COM4/5/6, COM4/5/6 TO NC4/5/6	NO1/2/3 TO COM1/2/3, COM1/2/3 TO NO1/2/3	NO4/5/6 TO COM4/5/6, COM4/5/6 TO NO4/5/6							
Н	Х	Х	OFF	OFF	OFF	OFF							
L	L	L	ON	ON	OFF	OFF							
L	Н	L	OFF	ON	ON	OFF							
L	L	Н	ON	OFF	OFF	ON							
L	Н	Н	OFF	OFF	ON	ON							

Table 8-1 Function Table



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The switches are bidirectional, so the NO, NC, and COM pins can be used as either inputs or outputs.

9.2 Typical Application




Figure 9-1. SDIO Expander Application Block Diagram

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

9.2.1 Design Requirement

Ensure that all of the signals passing through the switch are within the recommended operating ranges to ensure proper performance. For more information, see Section 6.3.

9.2.2 Detailed Design Procedure

The TS3A27518E-Q1 can operate properly without any external components. However, TI recommends connecting unused pins to the ground through a $50-\Omega$ resistor to prevent signal reflections back into the device. TI also recommends that the digital control pins (INX) be pulled up to V_{CC} or down to GND to avoid undesired switch positions that could result from the floating pin.

For the RTW package connect the thermal pad to ground.

9.2.3 Application Curves




Figure 9-2. ON-State Resistance vs COM Voltage (V_{CC} = 3 V)

10 Power Supply Recommendations

TI recommends proper power-supply sequencing for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence V_{CC} on first, followed by NO, NC, or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the V_{CC} supply to other components. A 0.1- μ F capacitor is adequate for most applications, if connected from V_{CC} to GND.



11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, TI recommends following these common printed-circuit board layout guidelines:

- Bypass capacitors should be used on power supplies, and should be placed as close as possible to the V_{CC} pin
- · Short trace-lengths should be used to avoid excessive loading
- · For the RTW package, connect the thermal pad to ground

11.2 Layout Example




Figure 11-1. WQFN Layout Recommendation

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, TS3A27518E-Q1 Functional Safety FIT Rate, FMD and Pin FMA report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossarv

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 27-Sep-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TS3A27518EIPWRQ1	ACTIVE	TSSOP	PW	24	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	YL518EQ1	Samples
TS3A27518EIRTWRQ1	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	27518EI	Samples
TS3A27518ETRTWRQ1	ACTIVE	WQFN	RTW	24	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	27518ET	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

www.ti.com 27-Sep-2022

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS3A27518E-Q1:

Catalog : TS3A27518E


NOTE: Qualified Version Definitions:


Catalog - Tl's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 27-Sep-2022


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A27518EIPWRQ1	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TS3A27518EIRTWRQ1	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TS3A27518ETRTWRQ1	WQFN	RTW	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2



www.ti.com 27-Sep-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A27518EIPWRQ1	TSSOP	PW	24	2000	356.0	356.0	35.0
TS3A27518EIRTWRQ1	WQFN	RTW	24	3000	356.0	356.0	35.0
TS3A27518ETRTWRQ1	WQFN	RTW	24	3000	356.0	356.0	35.0



SMALL OUTLINE PACKAGE



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)


- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.




4 x 4, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK-NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

PLASTIC QUAD FLATPACK-NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated