



**Dynamic Block Reed-Solomon Decoder User's Guide**



# **Table of Contents**



@ 2010 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand<br>or product names are trademarks or registered trademark





## <span id="page-3-0"></span>**Chapter 1: Introduction**

Reed-Solomon codes are widely used in various communications and storage applications for forward error correction. Reed-Solomon codes are well suited for burst error correction and are frequently used as outer codes in communication systems. A Reed-Solomon Decoder performs detection and correction of the encoded data at the receiver. Lattice's Dynamic Block Reed-Solomon Decoder (RS Decoder) IP core is compliant with several industry standards including the more recent IEEE 802.16-2004 and can be custom configured to support other non-standard applications as well. The RS Decoder supports a wide range of symbol widths and allows the user to define the field polynomial, generator polynomial and several other parameters.

The newer standards like IEEE 802.16-2004 require the use of Reed-Solomon codes with dynamically varying block sizes. Lattice's RS Decoder IP core provides an ideal solution that meets such needs of today's forward error correction world. This core allows the block size and number of check symbols to be varied dynamically through input ports. Lattice's RS Decoder IP can be used with Lattice's RS Decoder for a complete Reed-Solomon code based forward error correction application. For more information on these and other IP products for forward error correction, refer to the Lattice web site at [www.latticesemi.com/products/intellectualproperty.](http://www.latticesemi.com/products/intellectualproperty/)

## <span id="page-3-1"></span>**Quick Facts**

[Table 1-1](#page-3-2) through [Table 1-9](#page-7-0) give quick facts about the RS Decoder IP core for LatticeEC™, LatticeECP™, LattceECP2™, LattticeSC™, LatticeSCM™, LatticeXP™, LatticeECP2M™, LatticeXP2™, and LatticeECP3™ devices.



#### <span id="page-3-2"></span>**Table 1-1. RS Decoder IP core for LatticeEC Devices Quick Facts**



#### **Table 1-2. RS Decoder IP core for LatticeECP Devices Quick Facts**

#### **Table 1-3. RS Decoder IP core for LatticeECP2 Devices Quick Facts**





#### **Table 1-4. RS Decoder IP core for LatticeSC Devices Quick Facts**

#### **Table 1-5. RS Decoder IP core for LatticeSCM Devices Quick Facts**





#### **Table 1-6. RS Decoder IP core for LatticeXP Devices Quick Facts**

#### **Table 1-7. RS Decoder IP core for LatticeECP2M Devices Quick Facts**





#### **Table 1-8. RS Decoder IP core for LatticeXP2 Devices Quick Facts**

#### <span id="page-7-0"></span>**Table 1-9. RS Decoder IP core for LatticeECP3 Devices Quick Facts**



#### **Features**

- 3- to 12-Bit Symbol Width
- Configurable Field Polynomial
- Configurable Generator Polynomial: Starting Root and Root Spacing
- User-defined Codewords
	- Maximum of 4095 symbols
	- Maximum of 256 check symbols
	- Shortened codes
- Off-the-shelf Support for the Following Communication Standards:
	- OC-192
	- DVB

## **Lattice Semiconductor Introduction**

- CCSDS
- ATSC
- IEEE 802.16-2004 WirelessMAN-SCa/OFDM
- IEEE 802.16-2004 WirelessMAN-SC
- Fully Synchronous
- Systematic Decoder
- Full Handshaking Capability
- Dynamically Variable Block Size
- Dynamically Variable Check Symbols
- Error, Erasure and Puncturing Modes
- Error Measurement Information



# <span id="page-9-0"></span>**Functional Description**

A block diagram of the RS Decoder is shown in [Figure 2-1](#page-9-3). The RS Decoder IP is comprised of the Syndrome Transform, Key Equation Solver, Error Locator, Error Magnitude Corrector, Data Memory and Output Processing blocks.

## <span id="page-9-1"></span>**Block Diagram**

#### <span id="page-9-3"></span>**Figure 2-1. RS Decoder Block Diagram**



## <span id="page-9-2"></span>**General Description**

Reed-Solomon codes are used to perform Forward Error Correction (FEC). FEC introduces controlled redundancy in the data before it is transmitted to allow error correction at the receiver. The redundant data (check symbols) are transmitted with the original data to the receiver. An RS Decoder is used in the receiver to correct any transmission errors. This type of error correction is widely used in data communications applications such as Digital Video Broadcasting (DVB) and Optical Carriers (i.e. OC-192).

Reed-Solomon codes are written in the format  $RS(n,k)$  where k is the number of information symbols and n is the total number of symbols in a codeword or block. Each symbol in the codeword is wsymb bits wide. The RS Decoder performs detection and correction of encoded data available at the receiver after demodulation. The RS encoded data is then processed to determine whether any errors have occurred during transmission. Once the number of

errors is determined, the decoder decides if they are within the range of correction. After determining this, the decoder corrects the errors in the received data. A typical application of space signal processing is shown in [Figure 2-2.](#page-10-5)



<span id="page-10-5"></span>**Figure 2-2. Application of Reed-Solomon Code in a Space Communication System**

 $RS$  Decoder  $\leftarrow$  Deinterleaver



Decoded Data RS Decoder **All Accepts** Deinterleaver **All Accepts** Decoded Data

Reed-Solomon codes are characterized by two polynomials: the generator polynomial and the field polynomial. The field polynomial defines the Galois field where the information and check symbols belong. The generator polynomial determines the check symbol generation and it is a prime polynomial for all codewords (i.e. all codewords are exactly divisible by the generator polynomial). Both the field and the generator polynomials are user configurable.

#### <span id="page-10-0"></span>**Field Polynomial**

The field polynomial is defined by its decimal value (f). The decimal value of a field polynomial is obtained by setting x = 2 in the polynomial. For example, the polynomial  $x^2 + x + 1$  in decimal value is  $2^2 + 2 + 1 = 7$ . The field polynomial can be specified as any prime polynomial with decimal value up to 2<sup>wsymb+1</sup> - 1.

#### <span id="page-10-1"></span>**Generator Polynomial**

The generator polynomial determines the value of the check symbols. The generator polynomial can be defined by the parameters starting root (gstart) and root spacing (rootspace). The general form of the generator polynomial is given by:

$$
g(x) = \prod_{i=0}^{n-k-1} (x - \alpha^{rootspace} \cdot (gstart + i))
$$
 (1)

Viterbi Decoder

where  $\alpha$  is called the primitive element of the field polynomial. For a binary Galois field GF(2),  $\alpha$  is equal to 2.

#### <span id="page-10-2"></span>**Shortened Codes**

When the size of the Reed-Solomon codewords,  $n$ , is less than the maximum possible size,  $2^{wsymb-1}$ , they are called shortened codes. For example, RS (204,188) when  $wsymb = 8$  is a shortened code.

#### <span id="page-10-3"></span>**Systematic Decoder**

The decoder can only decode data encoded by a systematic Reed-Solomon Encoder. In a systematic encoder, the information symbols are unchanged and are followed by check symbols in the output.

### <span id="page-10-4"></span>**Decoding Modes**

The decoder can support Error, Erasure and Puncturing modes. In the error mode no information is available about the symbols in error. In this mode the decoder needs to compute both position and magnitude of the error symbols. In the erasure mode the user can dynamically indicate the erased symbols using the input port ers. Erased symbols are those symbols in error whose positions are known in advance. Error mode can be thought of a special case of Erasure mode, when number of erased symbols is zero. Therefore it is not necessary to identify all correctable errors as erasures through the input port ers in the erasure mode and combinations of errors and erasures

#### **Lattice Semiconductor Functional Description**

can be used. If erased symbols are known and the position of the erased symbols can be dynamically indicated using ers, then erasure mode is useful. The symbol correction capability of the decoder increases since the position of the symbol in error is already known and only the magnitude needs to be computed. Generally erasure support substantially increases the decoder latency and resource utilization. Puncturing mode is an optimized version of the erasure mode and can be used when the position of the erased symbols is known in advance. The user can define a maximum of  $(n - k)$  puncture patterns and can dynamically select one of these patterns using the input port puncsel. The format for the puncture pattern file is explained in a later section. The decoder will be able to correct the errors and erasures successfully if the following conditions are satisfied.

For the Error mode, the number of correctable errors  $E_{err}$  is given by

 $E_{err} = (n - k)/2$ , when Block size type is constant.

 $E_{err}$  = (Number of check symbols) /2, when Block size type is variable and Variable check symbols is not defined.

 $E<sub>err</sub>$  = (value on numchks port) /2, when Variable check symbols is defined.

For the Erasure and Puncturing modes, the number of correctable errors  $E_{err}$  and the number of correctable erasures  $E_{\text{ers}}$  (given through the input port  $\text{ers}$ ) are bound by the following relations

 $(2 * E<sub>err</sub> + E<sub>ers</sub> \delta (n - k))$  and  $(E<sub>ers</sub> ((n - k - 2))$ , when Block size type is constant.

 $(2 * E<sub>err</sub> + E<sub>ers</sub> \delta$  (Number of check symbols)) and  $(E<sub>ers</sub> \delta$  (Number of check symbols - 2)), when Block size type is variable.

## <span id="page-11-0"></span>**Functional Description**

A block diagram of the RS Decoder is shown in [Figure 2-1.](#page-9-3) The RS Decoder is comprised of the Syndrome Transform, Key Equation Solver, Error Locator, Error Magnitude Corrector, Data Memory and Output Processing blocks.

The data received by the RS Decoder is Reed-Solomon encoded data. This data is a representation of a polynomial in a Galois Field. If there are no errors in the received data, the data polynomial will evaluate to zero at the roots of the generator polynomial. This result is obtained because the roots of the generator polynomial and the received data polynomial are the same when there are no errors. If the received data has been corrupted during the transmission, the polynomial will not evaluate to zero. The RS Decoder can construct the syndrome polynomial by evaluating the received polynomial at all the roots of the generator polynomial. Once the syndrome polynomial has been constructed, it can be used to solve the Error Locator polynomial and Error Evaluator polynomial. Using these two polynomials, the decoder can find the error locations and magnitudes. Finally, the decoder can correct the errors in the received data, provided the errors are in the range of correctable errors (determined by the level of encoding that has been performed).

If there are errors in the received codeword, it can be expressed as follows:

 $r(x) = c(x) + e(x)$ 

where:

c(x) is the Transmitted codeword

- r(x) is the Received codeword
- e(x) is the Error polynomial

The syndrome polynomial  $S(x)$  is obtained by evaluating the received word at each root of the generator polynomial. The Error Locator polynomial  $\Lambda(x)$  is orthogonal to the syndrome polynomial in the Galois field. This can be represented as:

### **Lattice Semiconductor Functional Description**

 $S(x)\Lambda(x) = \frac{3}{4}(x) \text{ mod } x^{2t}$ 

where:

 $\frac{3}{4}$ (x) is the Error Evaluator polynomial.

2t is the number of check symbols introduced in the encoder.

The following sections describe the function of each block of the RS Decoder.

#### <span id="page-12-0"></span>**Syndrome Transform**

The Syndrome Transform (also called Syndrome Generation) block evaluates the received codeword of the generator polynomial. If the received data contains an error, the syndrome polynomial generated will be non-zero. If the received data has no error, the syndrome polynomial is zero, and the data is passed out of the decoder without any error correction.

#### <span id="page-12-1"></span>**Key Equation Solver**

This is the heart of the RS Decoder. This block generates the Error Locator polynomial  $\Lambda(x)$  (also known as the "Key Equation" as it is the key to solve the decoding problem). After the Error Locator polynomial has been determined, it is used to compute the Error Evaluator polynomial  $\frac{3}{4}(x)$ 

#### <span id="page-12-2"></span>**Error Locator**

This block is implemented using the Chien-search method. Essentially, this method evaluates the Error Locator polynomial at all the elements in the Galois Field. The Error Locator polynomial evaluates to zero at its roots. The Chien-search takes up to  $m$  cycles, where  $m$  is the number of elements in the Galois Field, to determine all the roots. If the roots are determined before m cycles are over, the search is terminated early.

#### <span id="page-12-3"></span>**Error Magnitude Corrector**

Once the location of the error has been determined, the Error Magnitude Corrector evaluates the evaluator polynomial at that root. It uses the result to calculate the value of the error at the given location. Once this has been determined, the value is added to the received word to recover the original data. The addition occurs only when the Error Locator polynomial evaluates to zero.

#### <span id="page-12-4"></span>**Control Unit**

The control unit handles the interface, pipelining and handshaking communication between the various blocks and the I/O ports. The control circuit moves the data without processing it through the decoder when no error is detected. Similarly, when the number of errors exceeds the maximum range of correction, the control circuit stops all data processing activities. The control circuit interacts with the other blocks to generate the status signals like obstart, obend, outvalid, rfib, errfnd, errcnt, erscnt and fail. Once the block has been processed, the control circuit sends out the rfi signal to the output to start the processing of the next data block.

#### <span id="page-12-5"></span>**Basis Conversion Modules**

When core configuration is selected as CCSDS, then two additional Basis Conversion modules are added to the RS Decoder. These modules comply with the CCSDS specification. Dual-basis to normal polynomial-basis conversion module is added after the din input port and normal polynomial-basis to dual-basis conversion module is added before the dout output port.

#### <span id="page-12-6"></span>**Variable Block Size**

In the constant Block size type option, the block size value and number of information symbols are provided as constant values through the RS Decoder GUI before core generation. For variable Block size type option, the block size value is provided dynamically through the input port blocksize. The number of the information symbols is calculated from the block size value provided through the input port and the number of check symbols. The number of check symbols can be either constant and defined in the GUI or variable and given through the

input port numchks, depending on the parameter Variable check symbols. Once block size value, number of check symbols and number of information symbols are known then the core operates in the same way as when block size was constant.

#### <span id="page-13-0"></span>**Variable Check Symbols**

This option can be used when there is requirement for variable error correction capability. One example of this type of application is IEEE 802.16-2004 WirelessMAN-SC. In this option the number of check symbols value is provided dynamically through the input port numchks. Dynamically Variable check symbols option is available only for the Error Decoding mode.

## <span id="page-13-1"></span>**Puncturing Pattern File Format**

This file contains the pre-defined puncture patterns that are selected using the puncsel signal. This file is necessary when Decoding mode is selected as Puncturing. This file should have the ".cfg" extension. The RS Decoder IP core GUI requires this file during core configuration. The format and a sample of this file is given below, followed by a brief explanation.

Format:



<p1> <p2> ... <pnN>

The number of punctured symbols in the first line, <ni>, can be set to zero to indicate there is no puncturing for that pattern.

Sample content:

0 4 8 12 0 0 1 2 3 0 1 2 3 4 5 6 7 0 1 2 3 4 5 6 7 8 9 10 11

In the sample content above, the first line contains the number of punctured symbols for each puncture pattern. 0 indicates that for the first puncture pattern there are 0 symbols punctured. 4 indicates that for the second puncture pattern there are 4 symbols punctured. 8 indicates that for the third puncture pattern there are 8 symbols punctured. 12 indicates that for the fourth puncture pattern there are 12 symbols punctured. The first puncture pattern is defined on line 2 and the second puncture pattern is defined on line 3, and so on. Each puncture pattern lists the position of the punctured symbol starting from the end of the block. This means that the last symbol is numbered as 0 and the next to the last symbol is numbered as 1, and so on. Therefore, for the second puncture pattern defined on line 3, number 0 indicates the last symbol in the block is punctured and number 1 indicates the second from the last symbol is punctured. The values are entered in decimal format.

#### <span id="page-13-2"></span>**Default Field Polynomials**

The default field polynomials used in the GUI for different symbol widths are given in [Table 2-1.](#page-14-1) The user, however, can enter any valid polynomial.

<span id="page-14-3"></span><span id="page-14-1"></span>



## <span id="page-14-0"></span>**Signal Descriptions**

[Table 2-2](#page-14-2) shows the definitions of the interface signals available with the RS Decoder IP Core.



#### <span id="page-14-2"></span>**Table 2-2. Interface Signal Descriptions**





## <span id="page-16-0"></span>**Timing Specifications**

The decoder receives the data in blocks. The assertion of signal ibstart indicates the first symbol of the new block of data at the input of the decoder. The ibstart signal should be asserted only during the first clock cycle of a data block. The ibstart signal should not be re-asserted until the decoder is ready to receive the next block of data as indicated by rfib going high. The signal rfib can be used to generate the ibstart signal. If a new block of input data has to be applied before the decoder is ready for a new block, the decoder operation should be reset using the synchronous reset signal sr.

[Figure 2-3](#page-16-1) shows the I/O signals' status after asynchronous reset rstn is asserted at the beginning of the block. The output rfi goes high after reset to indicate the core is ready to receive input data. After ibstart signal is asserted, the decoder reads in the data block sequentially and starts the decoding process. When the decoded data is given at the output, obstart is asserted for one clock cycle during the first decoded output symbol. The output obend is asserted for one clock cycle when the last decoded symbol is given at the dout port.



#### <span id="page-16-1"></span>**Figure 2-3. RS Decoder Normal Operation Timing Diagram**

[Figure 2-4](#page-17-0) illustrates the output status when  $sr$  is asserted. When  $sr$  is asserted during the decoding process, it reinitializes the decoder state similar to power on reset state. The output data stops appearing at the output. The decoder operation can be started again by asserting the ibstart signal.



<span id="page-17-0"></span>

[Figure 2-5](#page-18-0) illustrates the effect of clock enable (ce) on the output data from RS Decoder. The decoder ignores all other synchronous inputs and remains in its current state when ce is de-asserted. When ce is asserted, the decoder goes back to the normal decoding process. In the figure, the data DX at din (that occurs during ce going low) is not recognized by the decoder.



#### <span id="page-18-0"></span>**Figure 2-5. Effect of Clock Enable on the Output Data from Decoder**



## <span id="page-19-0"></span>**Parameter Settings**

The IPexpress™ tool is used to create IP and architectural modules in the Diamond and ispLEVER software. Refer to ["IP Core Generation" on page 24](#page-23-3) for a description on how to generate the IP.

The RS Decoder IP core Configuration GUI allows the user to create a custom configuration or to select one of the standard configurations: OC-192, CCSDS, DVB, ATSC, IEEE 802.16-2004 WirelessMAN-SCa/OFDM and IEEE 802.16-2004 WirelessMAN-SC. [Table 3-1](#page-19-1) provides the list of user configurable parameters for the RS Decoder IP core.

#### <span id="page-19-1"></span>**Table 3-1. User Configurable Parameters**



## <span id="page-20-0"></span>**RS Decoder Configuration GUI**

[Figure 3-1](#page-20-3) shows the contents of the RS Decoder IP core Configuration GUI.

#### <span id="page-20-3"></span>**Figure 3-1. RS Decoder IP core Configuration GUI**



#### <span id="page-20-1"></span>**Core Configuration**

Selects between custom and pre-defined standard configurations. [Table A-1 on page 33](#page-32-1) defines the fixed parameter values for different standard configurations.

#### <span id="page-20-2"></span>**RS Parameters**

#### **Wsymb**

This parameter sets symbol width.

#### **Fpoly**

This parameter sets the decimal value of the field polynomial. [Table 2-1 on page 15](#page-14-3) gives the default field polynomial values for different symbol widths.

#### **Gstart**

This parameter sets the offset value of the generator polynomial. The starting value for the first root of the generator polynomial is calculated as rootspace \* gstart.

#### **Rootspace**

This parameter sets the root spacing of the generator polynomial. The value of rootspace must satisfy the following equation: GCD(rootspace,  $2wsynb-1$ ) = 1. GCD is Greatest Common Divisor.

#### <span id="page-21-0"></span>**Check Symbols**

#### **Variable Check Symbols**

This option allows the number of check symbols to be varied through the port in addition to varying the block size dynamically. In this case, the number of check symbols is defined through the input port numchks. This option is available only when Block size type is Variable and Decoding mode is Error.

#### **Number of Check Symbols**

Constant value for the Number of check symbols in the codeword. This parameter is available when Block size type is selected as Variable and Variable check symbols is not checked.

#### **Max. Number of Check Symbols**

Maximum value for number of check symbols provided through the input port numchks. This parameter selection is available only when Variable check symbols is checked.

#### <span id="page-21-1"></span>**Block Size Type**

This parameter specifies whether block size is provided as a constant value or varied through the input port. If Block size type is selected as Variable, the block size is read from the input port blocksize. Options depend on Variable check symbols.

#### **Block Size(n)**

This parameter specifies the total number of symbols in the codeword. Defined only if Block size type is Constant.

#### **Information Symbols(k)**

This parameter specifies the number of information symbols in the codeword. Defined only if Block size type is Constant. The value of k also depends on n as the maximum value of (n-k) is limited to 256

#### <span id="page-21-2"></span>**Puncturing**

#### **Number of Puncture Patterns**

This is the number of pre-defined puncture patterns that can be dynamically selected using puncsel. This parameter is enabled when Decoding mode is selected as Puncturing.

#### **Puncture Pattern File**

This is the file containing the pre-defined puncture patterns. The format of the puncture pattern file is described in the Puncture Pattern File Format section of this document. The browse button to load the puncture pattern file is enabled when Decoding mode is selected as Puncturing. The file should have a .cfg extension.

#### <span id="page-21-3"></span>**Decoding Mode**

Selects between different decoding modes. The selection of this parameter depends on the application requirements.

#### <span id="page-21-4"></span>**Memory Type**

Specifies the type of memory used for storing input data. If Memory type is selected as Block, then EBR memory is used. If Memory type is selected as Distributed then distributed memory is used. If Memory type is selected as Automatic then memory will be selected in a most optimized way depending on the other parameters selected.

#### <span id="page-22-0"></span>**Optional Ports**

#### **ce**

Determines whether the input port ce (clock enable) is present.

#### **sr**

Determines whether the input port sr (synchronous reset) is present.

#### **errcnt**

Determines whether the output port errcnt (error count) is present.

#### **ddel**

Determines whether the output port ddel (delayed data) is present.

#### **fail**

Determines whether the output port fail (decoding failure) is present.

#### **erscnt**

Determines whether the output port erscnt (erasure count) is present.



# <span id="page-23-3"></span><span id="page-23-0"></span>**IP Core Generation**

This chapter provides information on licensing the RS Decoder IP core, generating the core using the Diamond or ispLEVER software IPexpress tool, running functional simulation, and including the core in a top-level design. The Lattice RS Decoder IP core can be used in LatticeECP3, LatticeECP2/M, LatticeECP, LatticeSC/M, LatticeXP, and LatticeXP2 device families.

## <span id="page-23-1"></span>**Licensing the IP Core**

An IP license is required to enable full, unrestricted use of the RS Decoder IP core in a complete, top-level design. An IP license that specifies the IP core and device family is required to enable full use of the core in Lattice devices. Instructions on how to obtain licenses for Lattice IP cores are given at:

#### <http://www.latticesemi.com/products/intellectualproperty/aboutip/isplevercoreonlinepurchas.cfm>

Users may download and generate the IP core and fully evaluate the core through functional simulation and implementation (synthesis, map, place and route) without an IP license. The RS Decoder IP core core also supports Lattice's IP hardware evaluation capability, which makes it possible to create versions of the IP core that operate in hardware for a limited time (approximately four hours) without requiring an IP license (see "Instantiating the Core" [on page 28](#page-27-0) for further details). However, a license is required to enable timing simulation, to open the design in the Diamond or ispLEVER EPIC tool, and to generate bitstreams that do not include the hardware evaluation timeout limitation.

## <span id="page-23-2"></span>**Getting Started**

The RS Decoder IP core is available for download from the Lattice IP Server using the IPexpress tool. The IP files are automatically installed using ispUPDATE technology in any customer-specified directory. After the IP core has been installed, the IP core will be available in the IPexpress GUI dialog box shown in [Figure 4-1](#page-24-0).

The IPexpress tool GUI dialog box for the RS Decoder IP core is shown in [Figure 4-1](#page-24-0). To generate a specific IP core configuration the user specifies:

- **Project Path** Path to the directory where the generated IP files will be located.
- **File Name** "username" designation given to the generated IP core and corresponding folders and files.
- **(Diamond) Module Output**  Verilog or VHDL.
- **(ispLEVER) Design Entry Type** Verilog HDL or VHDL.
- **Device Family** Device family to which IP is to be targeted (e.g. LatticeSCM, Lattice ECP2M, LatticeECP3, etc.). Only families that support the particular IP core are listed.
- **Part Name** Specific targeted part within the selected device family.

<span id="page-24-0"></span>**Figure 4-1. IPexpress Tool Dialog Box (Diamond Version)**



Note that if the IPexpress tool is called from within an existing project, Project Path, Module Output (Design Entry in ispLEVER), Device Family and Part Name default to the specified project parameters. Refer to the IPexpress tool online help for further information.

To create a custom configuration, the user clicks the **Customize** button in the IPexpress tool dialog box to display the RS Decoder IP core Configuration GUI, as shown in [Figure 4-2.](#page-25-1) From this dialog box, the user can select the IP parameter options specific to their application. Refer to "Parameter Settings" on page 16for more information on the parameter settings.



<span id="page-25-1"></span>**Figure 4-2. Configuration GUI (Diamond Version)** 

## <span id="page-25-0"></span>**IPexpress-Created Files and Top Level Directory Structure**

When the user clicks the **Generate** button in the IP Configuration dialog box, the IP core and supporting files are generated in the specified "Project Path" directory. The directory structure of the generated files is shown in [Figure 4-3.](#page-26-0)



#### <span id="page-26-0"></span>**Figure 4-3. Lattice RS Decoder IP core Directory Structure**

[Table 4-1](#page-26-1) provides a list of key files and directories created by the IPexpress tool and how they are used. The IPexpress tool creates several files that are used throughout the design cycle. The names of most of the created files are customized to the user's module name specified in the IPexpress tool.

<span id="page-26-1"></span>



## <span id="page-27-0"></span>**Instantiating the Core**

The generated RS Decoder IP core package includes black-box (<username>\_bb.v) and instance (<username>\_inst.v) templates that can be used to instantiate the core in a top-level design. An example RTL top-level reference source file that can be used as an instantiation template for the IP core is provided in \<project\_dir>\rsdec\_eval\<username>\src\rtl\top. Users may also use this top-level reference as the starting template for the top-level for their complete design.

## <span id="page-27-1"></span>**Running Functional Simulation**

Simulation support for the RS Decoder IP core is provided for Aldec Active-HDL (Verilog and VHDL) simulator, Mentor Graphics ModelSim simulator. The functional simulation includes a configuration-specific behavioral model of the RS Decoder IP core. The test bench sources stimulus to the core, and monitors output from the core. The generated IP core package includes the configuration-specific behavior model (<username> beh.v) for functional simulation in the "Project Path" root directory. The simulation scripts supporting ModelSim evaluation simulation is provided in  $\epsilon$  dir>\rsdec\_eval\<username>\sim\modelsim\scripts. The simulation script supporting Aldec evaluation simulation is provided in

 $\c{spec dir}\r{cdot}$  dir>\rsdec\_eval\<username>\sim\aldec\scripts. Both Modelsim and Aldec simulation is supported via test bench files provided in  $\epsilon$  dir> $\frac{div}{\text{seal}}$  eval $\text{testbench}$ . Models required for simulation are provided in the corresponding \models folder. Users may run the Aldec evaluation simulation by doing the following:

- 1. Open Active-HDL.
- 2. Under the Tools tab, select **Execute Macro**.
- 3. 3. Browse to folder  $\epsilon \, \text{div}$  and  $\text{div}$  and  $\text{div}$  and execute one of the "do" scripts shown.

Users may run the ModelSim evaluation simulation by doing the following:

- 1. Open ModelSim.
- 2. Under the File tab, select **Change Directory** and choose the folder <project dir>\rsdec eval\<username>\sim\modelsim\scripts.
- 3. Under the Tools tab, select **Execute Macro** and execute the ModelSim "do" script shown.

**Note:** When the simulation completes, a pop-up window will appear asking "Are you sure you want to finish?" Answer **No** to analyze the results (answering **Yes** closes ModelSim).

## <span id="page-27-2"></span>**Synthesizing and Implementing the Core in a Top-Level Design**

Synthesis support for the RS Decoder IP core is provided for Mentor Graphics Precision or Synopsys Synplify. The RS Decoder IP core itself is synthesized and is provided in NGO format when the core is generated in IPexpress. Users may synthesize the core in their own top-level design by instantiating the core in their top-level as described previously and then synthesizing the entire design with either Synplify or Precision RTL Synthesis. The following text describes the evaluation implementation flow for Windows platforms. The flow for Linux and UNIX platforms is described in the Readme file included with the IP core. The top-level files <username>\_top.v are provided in \<project dir>\rsdec\_eval\<username>\src\rtl\top. Push-button implementation of the reference design is supported via Diamond or ispLEVER project files, <username>syn, located in the following directory: \<project dir>\rsdec eval\<username>\impl\(synplify or precision). To use these project files using Synplify:

To use this project file in Diamond:

1. Choose **File > Open > Project**.

### **Lattice Semiconductor IP Core Generation**

#### 2. Browse to

\<project\_dir>\rsdec\_eval\<username>\impl\synplify (or precision) in the Open Project dialog box.

- 3. Select and open <username>. ldf. At this point, all of the files needed to support top-level synthesis and implementation will be imported to the project.
- 4. Select the **Process** tab in the left-hand GUI window.
- 5. Implement the complete design via the standard Diamond GUI flow.

#### To use this project file in ispLEVER:

- 1. Choose **File > Open Project.**
- 2. Browse to

```
\<project dir>\rsdec_eval\<username>\impl\synplify (or precision) in the Open Project
dialog box.
```
- 3. Select and open <username>.syn. At this point, all of the files needed to support top-level synthesis and implementation will be imported to the project.
- 4. Select the device top-level entry in the left-hand GUI window.
- 5. Implement the complete design via the standard ispLEVER GUI flow.

## <span id="page-28-0"></span>**Hardware Evaluation**

The RS Decoder IP core supports Lattice's IP hardware evaluation capability, which makes it possible to create versions of the IP core that operate in hardware for a limited period of time (approximately four hours) without requiring the purchase of an IP license. It may also be used to evaluate the core in hardware in user-defined designs.

#### <span id="page-28-1"></span>**Enabling Hardware Evaluation in Diamond**

Choose **Project > Active Strategy > Translate Design Settings**. The hardware evaluation capability may be enabled/disabled in the Strategy dialog box. It is enabled by default.

#### <span id="page-28-2"></span>**Enabling Hardware Evaluation in ispLEVER**

In the Processes for Current Source pane, right-click the **Build Database** process and choose **Properties** from the dropdown menu. The hardware evaluation capability may be enabled/disabled in the Properties dialog box. It is enabled by default.

### <span id="page-28-3"></span>**Updating/Regenerating the IP Core**

By regenerating an IP core with the IPexpress tool, you can modify any of its settings including device type, design entry method, and any of the options specific to the IP core. Regenerating can be done to modify an existing IP core or to create a new but similar one.

#### <span id="page-28-4"></span>**Regenerating an IP Core in Diamond**

To regenerate an IP core in Diamond:

- 1. In IPexpress, click the **Regenerate** button.
- 2. In the Regenerate view of IPexpress, choose the IPX source file of the module or IP you wish to regenerate.
- 3. IPexpress shows the current settings for the module or IP in the Source box. Make your new settings in the T**arget** box.

#### **Lattice Semiconductor IP Core Generation**

- 4. If you want to generate a new set of files in a new location, set the new location in the **IPX Target File** box. The base of the file name will be the base of all the new file names. The IPX Target File must end with an .ipx extension.
- 5. Click **Regenerate.** The module's dialog box opens showing the current option settings.
- 6. In the dialog box, choose the desired options. To get information about the options, click **Help**. Also, check the About tab in IPexpress for links to technical notes and user guides. IP may come with additional information. As the options change, the schematic diagram of the module changes to show the I/O and the device resources the module will need.
- 7. To import the module into your project, if it's not already there, select **Import IPX to Diamond Project** (not available in stand-alone mode).
- 8. Click **Generate**.
- 9. Check the Generate Log tab to check for warnings and error messages.

#### 10.Click **Close**.

The IPexpress package file (.ipx) supported by Diamond holds references to all of the elements of the generated IP core required to support simulation, synthesis and implementation. The IP core may be included in a user's design by importing the .ipx file to the associated Diamond project. To change the option settings of a module or IP that is already in a design project, double-click the module's .ipx file in the File List view. This opens IPexpress and the module's dialog box showing the current option settings. Then go to step 6 above.

#### <span id="page-29-0"></span>**Regenerating an IP Core in ispLEVER**

To regenerate an IP core in ispLEVER:

- 1. In the IPexpress tool, choose **Tools > Regenerate IP/Module**.
- 2. In the Select a Parameter File dialog box, choose the Lattice Parameter Configuration (.lpc) file of the IP core you wish to regenerate, and click **Open**.
- 3. The Select Target Core Version, Design Entry, and Device dialog box shows the current settings for the IP core in the Source Value box. Make your new settings in the Target Value box.
- 4. If you want to generate a new set of files in a new location, set the location in the LPC Target File box. The base of the .lpc file name will be the base of all the new file names. The LPC Target File must end with an .lpc extension.
- 5. Click **Next**. The IP core's dialog box opens showing the current option settings.
- 6. In the dialog box, choose desired options. To get information about the options, click **Help**. Also, check the About tab in the IPexpress tool for links to technical notes and user guides. The IP core might come with additional information. As the options change, the schematic diagram of the IP core changes to show the I/O and the device resources the IP core will need.
- 7. Click **Generate**.
- 8. Click the **Generate Log** tab to check for warnings and error messages.



## <span id="page-30-0"></span>**Support Resources**

This chapter contains information about Lattice Technical Support, additional references, and document revision history.

## <span id="page-30-1"></span>**Lattice Technical Support**

There are a number of ways to receive technical support.

#### <span id="page-30-2"></span>**Online Forums**

The first place to look is Lattice Forums [\(http://www.latticesemi.com/support/forums.cfm](http://www.latticesemi.com/support/forums.cfm)). Lattice Forums contain a wealth of knowledge and are actively monitored by Lattice Applications Engineers.

#### <span id="page-30-3"></span>**Telephone Support Hotline**

Receive direct technical support for all Lattice products by calling Lattice Applications from 5:30 a.m. to 6 p.m. Pacific Time.

- For USA & Canada: 1-800-LATTICE (528-8423)
- For other locations: +1 503 268 8001

In Asia, call Lattice Applications from 8:30 a.m. to 5:30 p.m. Beijing Time (CST), +0800 UTC. Chinese and English language only.

• For Asia: +86 21 52989090

#### <span id="page-30-4"></span>**E-mail Support**

- techsupport@latticesemi.com
- techsupport-asia@latticesemi.com

#### <span id="page-30-5"></span>**Local Support**

Contact your nearest Lattice Sales Office.

#### <span id="page-30-6"></span>**Internet**

<www.latticesemi.com>

### <span id="page-30-7"></span>**References**

- I. S. Reed, M. T. Shih, and T. K. Truong, "VLSI design of inverse-free Berlekamp-Massey algorithm," Proc. IEEE, Part E, vol. 138, pp. 295-298, September 1991.
- S. Kwon and H. Shin, "An area-efficient VLSI architecture of a Reed-Solomon decoder/encoder for digital VCRs," IEEE Trans. Consumer Electronics, pp. 1019-1027, Nov. 1997.

#### <span id="page-30-8"></span>**LatticeEC/ECP**

• [HB1000,](http://www.latticesemi.com/lit/docs/handbooks/HB1000.pdf) LatticeECP/EC Family Handbook

#### <span id="page-30-9"></span>**LatticeECP2M**

• [HB1003,](www.latticesemi.com/dynamic/view_document.cfm?document_id=21733) LatticeECP2M Family Handbook

#### <span id="page-30-10"></span>**LatticeECP3**

• [HB1009,](www.latticesemi.com/dynamic/view_document.cfm?document_id=32001) LatticeECP3 Family Handbook

### <span id="page-31-0"></span>**LatticeSC/M**

• [DS1004,](http://www.latticesemi.com/documents/DS1004.pdf) LatticeSC/M Family Data Sheet

#### <span id="page-31-1"></span>**LatticeXP**

• [HB1001,](http://www.latticesemi.com/lit/docs/handbooks/HB1001.pdf) LatticeXP Family Handbook

#### <span id="page-31-2"></span>**LatticeXP2**

• [DS1009,](http://www.latticesemi.com/documents/DS1009.pdf) Lattice XP2 Datasheet

## <span id="page-31-3"></span>**Related Information**

For more information regarding core usage and design verification, refer to the [Reed-Solomon Decoder IP Core](www.latticesemi.com/dynamic/view_document.cfm?document_id=6029) [User's Guide](www.latticesemi.com/dynamic/view_document.cfm?document_id=6029).

## <span id="page-31-4"></span>**Revision History**





## **Resource Utilization**

<span id="page-32-0"></span>This appendix gives resource utilization information for Lattice FPGAs using the RS Decoder IP core.

IPexpress is the Lattice IP configuration utility, and is included as a standard feature of the Diamond and ispLEVER design tools. Details regarding the usage of IPexpress can be found in the IPexpress and Diamond or ispLEVER help system. For more information on the Diamond or ispLEVER design tools, visit the Lattice web site at: [www.latticesemi.com/software.](http://www.latticesemi.com/products/designsoftware/index.cfm)

[Table A-1](#page-32-2) gives the parameter settings for the standard configurations shown in [Table A-2](#page-33-4) through [Table A-8](#page-36-2).

	<b>Core Configuration</b>								
<b>Parameter Name</b>	OC-192 (config1)	<b>CCSDS</b> (config2)	<b>DVB</b> (config3)	<b>ATSC</b> (config4)	IEEE 802.16-2004 WirelessMA-SCa or WirelessMA-OFDM (config5)	IEEE 802.16-2004 WirelessMAN-SC (config6)			
<b>RS Parameters</b>									
wsymb	8	8	8	8	8	8			
fpoly	285	391	285	285	285	285			
gstart	0	112	0	$\mathbf 0$	$\mathbf 0$	$\mathbf 0$			
rootspace	$\mathbf{1}$	11	1	1	1	$\mathbf{1}$			
<b>Check Symbols</b>									
Variable check symbols	<b>No</b>	<b>No</b>	<b>No</b>	<b>No</b>	<b>No</b>	Yes			
Number of check symbols	<b>NA</b>	<b>NA</b>	<b>NA</b>	<b>NA</b>	16	<b>NA</b>			
Max. number of check symbols	<b>NA</b>	<b>NA</b>	<b>NA</b>	<b>NA</b>	<b>NA</b>	32			
<b>Block Size Type</b>									
Block size type	Constant	Constant	Constant	Constant	Variable	Variable			
Block size(n)	255	255	204	207	<b>NA</b>	<b>NA</b>			
InfoSymbols(k)	239	223	188	187	<b>NA</b>	<b>NA</b>			
<b>Puncturing</b>									
Number of puncture patterns	<b>NA</b>	<b>NA</b>	<b>NA</b>	<b>NA</b>	$\overline{4}$	<b>NA</b>			
<b>Decoding Mode</b>									
Decoding mode	Error	Error	Error	Error	Puncturing	Error			
<b>Memory Type</b>									
Memory type	Automatic	Automatic	Automatic	Automatic	Automatic	Automatic			
<b>Optional Input/Output Ports</b>									
ce	<b>No</b>	<b>No</b>	<b>No</b>	<b>No</b>	<b>No</b>	<b>No</b>			
sr	<b>No</b>	<b>No</b>	No	<b>No</b>	<b>No</b>	<b>No</b>			
errcnt	Yes	Yes	Yes	Yes	Yes	Yes			
ddel	Yes	Yes	Yes	Yes	Yes	Yes			
fail	<b>No</b>	<b>No</b>	No	No	No	<b>No</b>			
erscnt	<b>NA</b>	<b>NA</b>	<b>NA</b>	<b>NA</b>	Yes	<b>NA</b>			

<span id="page-32-2"></span><span id="page-32-1"></span>**Table A-1. Parameter Settings for Standard Configurations** 

## <span id="page-33-0"></span>**LatticeECP and LatticeEC FPGAs**

<span id="page-33-4"></span>**Table A-2. Performance and Resource Utilization 1**



1. Performance and utilization data are generated using an LFEC/P20E-5F672C device with Lattice Diamond 1.0 and Synplify Pro for Lattice D-2009.12L-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP/EC family.

#### <span id="page-33-1"></span>**Ordering Part Number**

The Ordering Part Number (OPN) for the RS Decoder core targeting LatticeECP/EC devices is RSDEC-DBLK-E2-  $U3.$ 

## <span id="page-33-2"></span>**LatticeECP2 and LatticeECP2S FPGAs**

**Table A-3. Performance and Resource Utilization 1**



1. Performance and utilization data are generated using an LFE2-50E/S-7F672C device with with Lattice Diamond 1.0 and Synplify Pro for Lattice D-2009.12L-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP2/S family.

#### <span id="page-33-3"></span>**Ordering Part Number**

The Ordering Part Number (OPN) for the RS Decoder core targeting LatticeECP2/S devices is RSDEC-DBLK-P2-U3.

## <span id="page-34-0"></span>**LatticeECP2M and LatticeECP2MS FPGAs**

**Table A-4. Performance and Resource Utilization 1**



1. Performance and utilization data are generated using an LFE2M35E/SE-7F484C device with with Lattice Diamond 1.0 and Synplify Pro for Lattice D-2009.12L-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP2M/S family.

#### <span id="page-34-1"></span>**Ordering Part Number**

The Ordering Part Number (OPN) for the RS Decoder core targeting LatticeECP2M/S devices is RSDEC-DBLK-PM-U3.

## <span id="page-34-2"></span>**LatticeECP3 FPGAs**

#### **Table A-5. Performance and Resource Utilization 1**



1. Performance and utilization data are generated using an LFE3-95E-8FN672CES device with with Lattice Diamond 1.0 and Synplify Pro for Lattice D-2009.12L-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeECP3 family.

#### <span id="page-34-3"></span>**Ordering Part Number**

The Ordering Part Number (OPN) for the RS Decoder core targeting LatticeECP3 devices is RSDEC-DBLK-P3-U3.

## <span id="page-35-0"></span>**LatticeXP FPGAs**

**Table A-6. Performance and Resource Utilization 1**

<b>IPexpress User-Configurable Mode</b>	<b>Slices</b>	<b>LUTs</b>	<b>Registers</b>	svsMEM <b>EBRs</b>	I/Os	$f_{MAX}$ (MHz)
OC-192	588	1171	795	ົ	37	110
<b>CCSDS</b>	980	1947	1349	ົ	38	108
<b>DVB</b>	604	1196	802	ົ	37	111
<b>ATSC</b>	766	1520	969	ົ	37	103
IIEEE 802.16-2004 WirelessMAN SCa	928	1837	1279	っ	51	109
IIEEE 802.16-2004 WirelessMAN SC	1044	2066	1486	ົ	52	85

1. Performance and utilization data are generated using an LFXP20E-5F484C device with with Lattice Diamond 1.0 and Synplify Pro for Lattice D-2009.12L-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeXP family.

### <span id="page-35-1"></span>**Ordering Part Number**

The Ordering Part Number (OPN) for the RS Decoder core targeting LatticeXP devices is RSDEC-DBLK-XP-U3.

## <span id="page-35-2"></span>**LatticeXP2 FPGAs**

**Table A-7. Performance and Resource Utilization 1**



1. Performance and utilization data are generated using an LFXP2-30E-7F484C device with with Lattice Diamond 1.0 and Synplify Pro for Lattice D-2009.12L-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeXP2 family.

### <span id="page-35-3"></span>**Ordering Part Number**

The Ordering Part Number (OPN) for the RS Decoder core targeting LatticeXP2 devices is RSDEC-DBLK-X2-U3.

## <span id="page-36-0"></span>**LatticeSC and LatticeSCM FPGAs**

<span id="page-36-2"></span>**Table A-8. Performance and Resource Utilization 1**



1. Performance and utilization data are generated using an LFSC/M3GA25E-7F900C device with with Lattice Diamond 1.0 and Synplify Pro for Lattice D-2009.12L-1 software. Performance may vary when using a different software version or targeting a different device density or speed grade within the LatticeSC/M family.

#### <span id="page-36-1"></span>**Ordering Part Number**

The Ordering Part Number (OPN) for the RS Decoder core targeting LatticeSC/M devices is RSDEC-DBLK-SC-U3.