

✓ 010754
54/74166

8-BIT SHIFT REGISTER


DESCRIPTION — The '166 is an 8-bit, serial- or parallel-in, serial-out shift register using edge triggered D-type flip-flops. Serial and parallel entry are synchronous, with state changes initiated by the rising edge of the clock. An asynchronous Master Reset overrides other inputs and clears all flip-flops. The circuit can be clocked from two sources or one CP input can be used to trigger the other.

- 35 MHz TYPICAL SHIFT FREQUENCY
- ASYNCHRONOUS MASTER RESET
- SYNCHRONOUS PARALLEL ENTRY
- GATED CLOCK INPUT CIRCUITRY

ORDERING CODE: See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE
		V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	V _{CC} = +5.0 V ±10%, T _A = -55°C to +125°C	
Plastic DIP (P)	A	74166PC		9B
Ceramic DIP (D)	A	74166DC	54166DM	7B
Flatpak (F)	A	74166FC	54166FM	4L


CONNECTION DIAGRAM
PINOUT A



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
CP ₁ , CP ₂	Clock Pulse Inputs (Active Rising Edge)	1.0/1.0
D _S	Serial Data Input	1.0/1.0
PE	Parallel Enable Input (Active LOW)	1.0/1.0
P ₀ — P ₇	Parallel Data Inputs	1.0/1.0
MR	Asynchronous Master Reset Input (Active LOW)	1.0/1.0
Q ₇	Last Stage Output	20/10

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8


FUNCTIONAL DESCRIPTION — Operation is synchronous (except for Master Reset) and state changes are initiated by the rising edge of either clock input if the other clock input is LOW. When one of the clock inputs is used as an active HIGH clock inhibit, it should attain the HIGH state while the other clock is still in the HIGH state following the previous operation. When the Parallel Enable (\overline{PE}) input is LOW, data is loaded into the register from the Parallel Data ($P_0 - P_7$) inputs on the next rising edge of the clock. When \overline{PE} is HIGH, information is shifted from the Serial Data (D_S) input to Q_0 and all data in the register is shifted one bit position (i.e., $Q_0 \rightarrow Q_1, Q_1 \rightarrow Q_2$, etc.) on the rising edge of the clock.

MODE SELECT TABLE


INPUTS				RESPONSE
\overline{MR}	\overline{PE}	CP ₁	CP ₂	
L	X	X	X	Asynchronous Reset; $Q_n = \text{LOW}$
H	X	H*	X	Hold
H	X	X	H*	
H	L	L	\nearrow	Parallel Load; $P_n \rightarrow Q_n$
H	L	\nearrow	L	
H	H	L	\nearrow	Shift; $D_S \rightarrow Q_0, Q_0 \rightarrow Q_1$, etc.
H	H	\nearrow	L	

*The HIGH signal on one CP input must be established while the other CP input is HIGH.
 H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Immaterial

LOGIC DIAGRAM



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
		Min	Max		
I _{CC}	Power Supply Current		127	mA	V _{CC} = Max, CP ₁ =  D _S = 4.5 V CP ₂ , MR, PE, P _n = Gnd

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS
		C _L = 15 pF R _L = 400 Ω			
		Min	Max		
f _{max}	Maximum Clock Frequency	25		MHz	Figs. 3-1, 3-8
t _{PLH} t _{PHL}	Propagation Delay CP _n to Q ₇		26 30	ns	
t _{PHL}	Propagation Delay MR to Q ₇		35	ns	Figs. 3-1, 3-16

AC OPERATING REQUIREMENTS: V_{CC} = +5.0 V, T_A = +25°C

SYMBOL	PARAMETER	54/74		UNITS	CONDITIONS	
		Min	Max			
t _s (H) t _s (L)	Setup Time HIGH or LOW D _S or P _n to CP _n	20		ns	Fig. 3-6	
t _h (H) t _h (L)	Hold Time HIGH or LOW D _S or P _n to CP _n	0		ns		
t _s (H) t _s (L)	Setup Time HIGH or LOW PE to CP _n	30		ns		
t _h (H) t _h (L)	Hold Time HIGH or LOW PE to CP _n	0		ns		
t _w (H)	CP _n Pulse Width HIGH	20		ns		Fig. 3-8
t _w (L)	MR Pulse Width LOW	20		ns		Fig. 3-16