



T-46-09-05

# 54LS395/DM74LS395

## 4-Bit Shift Register with TRI-STATE® Outputs


### General Description

The LS395 is a 4-bit shift register with TRI-STATE outputs and can operate in either a synchronous parallel load or a serial shift-right mode, as determined by the Select input. An asynchronous active LOW Master Reset ( $\overline{MR}$ ) input overrides the synchronous operations and clears the register. An active LOW Output Enable ( $\overline{OE}$ ) input controls the TRI-STATE output buffers, but does not interfere with the other operations. The fourth stage also has a conventional output for linking purposes in multi-stage serial operations.


### Features

- Shift right or parallel 4-bit register
- TRI-STATE outputs
- Input clamp diodes limit high speed termination effects
- Fully CMOS and TTL compatible

### Connection Diagram



### Logic Symbol



V<sub>CC</sub> = Pin 16  
GND = Pin 8

TL/F/9833-2

Order Number 54LS395DMQB, 54LS395FMQB,  
54LS395LMQB, DM74LS395WM or DM74LS395N  
See NS Package Number  
E20A, J16A, M16B, N16E or W16A

TL/F/9833-1

Mode Select Table

Operating Mode	Inputs @ $t_n$					Outputs @ $t_{n+1}$			
	$\overline{MR}$	$\overline{CP}$	S	$D_S$	$P_n$	O0	O1	O2	O3
Asynchronous Reset	L	X	X	X	X	L	L	L	L
Shift, SET First Stage	H		L	H	X	H	O0 <sub>n</sub>	O1 <sub>n</sub>	O2 <sub>n</sub>
Shift, RESET First Stage	H		L	L	X	L	O0 <sub>n</sub>	O1 <sub>n</sub>	O2 <sub>n</sub>
Parallel Load	H		H	X	$P_n$	P0	P1	P2	P3

$t_n, t_{n+1}$  = Time before and after CP HIGH-to-LOW transition  
H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial



LS395

**Absolute Maximum Ratings** (Note)

T-46-09-05

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Supply Voltage	7V
Input Voltage	10V
Operating Free Air Temperature Range	
54LS	-55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

**Recommended Operating Conditions**

Symbol	Parameter	54LS395			DM74LS395			Units
		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V <sub>IH</sub>	High Level Input Voltage	2			2			V
V <sub>IL</sub>	Low Level Input Voltage			0.7			0.8	V
I <sub>OH</sub>	High Level Output Current			-0.4			-0.4	mA
I <sub>OL</sub>	Low Level Output Current			4			8	mA
T <sub>A</sub>	Free Air Operating Temperature	-55		125	0		70	°C
t <sub>s</sub> (H)	Setup Time HIGH or LOW	20			20			ns
t <sub>s</sub> (L)	S, D <sub>S</sub> or P <sub>n</sub> to CP	20			20			ns
t <sub>h</sub> (H)	Hold Time HIGH or LOW	5			5			ns
t <sub>h</sub> (L)	S, D <sub>S</sub> or P <sub>n</sub> to CP	5			5			ns
t <sub>w</sub> (L)	CP Pulse Width LOW	18			18			ns
t <sub>w</sub> (L)	MR Pulse Width LOW	20			20			ns

**Electrical Characteristics** Over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ (Note 1)	Max	Units
V <sub>I</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min, I <sub>I</sub> = -18 mA			-1.5	V
V <sub>OH</sub>	High Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max V <sub>IL</sub> = Max	54LS 2.5			V
V <sub>OL</sub>	Low Level Output Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max V <sub>IH</sub> = Min	54LS		0.4	V
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min	DM74	0.35	0.5	
I <sub>I</sub>	Input Current @ Max Input Voltage	V <sub>CC</sub> = Max, V <sub>I</sub> = 10V			0.1	mA
I <sub>IH</sub>	High Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 2.7V			20	μA
I <sub>IL</sub>	Low Level Input Current	V <sub>CC</sub> = Max, V <sub>I</sub> = 0.4V			-0.4	mA
I <sub>OS</sub>	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 2)	54LS	-20	-100	mA
			DM74	-20	-100	
I <sub>CC</sub>	Supply Current with Outputs OFF	V <sub>CC</sub> = Max, OE, D <sub>S</sub> , S = 4.5V CP = , P <sub>n</sub> = GND			29	mA
	Supply Current with Outputs ON	V <sub>CC</sub> = Max, D <sub>S</sub> , S = 4.5V OE, CP, P <sub>n</sub> = GND			25	mA
I <sub>OZH</sub>	TRI-STATE Output Off Current HIGH	V <sub>CC</sub> = V <sub>CCH</sub> V <sub>OZH</sub> = 2.7V			20	μA
I <sub>OZL</sub>	TRI-STATE Output Off Current LOW	V <sub>CC</sub> = V <sub>CCH</sub> V <sub>OZL</sub> = 0.4V			-20	μA

Note 1: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.  
 Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.

**Switching Characteristics**

$V_{CC} = +5.0V, T_A = +25^{\circ}C$  (See Section 1 for waveforms and load configurations)

T-46-09-05

Symbol	Parameter	54LS/DM74LS		
		$R_L = 2\ k\Omega, C_L = 15\ pF$		
		Min	Max	
$f_{max}$	Maximum Shift Frequency	30		MHz
$t_{PLH}$ $t_{PHL}$	Propagation Delay $\overline{CP}$ to $O_n$		35 25	ns
$t_{PHL}$	Propagation Delay $\overline{MR}$ to $O_n$		35	ns
$t_{PZH}$ $t_{PZL}$	Output Enable Time		20 20	ns
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time		17 23	ns

**Functional Description**


The LS395 contains four D-type edge-triggered flip-flops and auxiliary gating to select a D input either from a Parallel ( $P_n$ ) input or from the preceding stage. When the Select input is HIGH, the  $P_n$  inputs are enabled. A LOW signal in the S input enables the serial inputs for shift-right operations, as indicated in the Truth Table.

State changes are initiated by HIGH-to-LOW transitions on the Clock Pulse ( $\overline{CP}$ ) input. Signals on the  $P_n$ ,  $D_S$  and S inputs can change when the Clock is in either state, provided that the recommended setup and hold times are observed.

When the S input is LOW, a  $\overline{CP}$  HIGH-LOW transition transfers data in  $O_0$  to  $O_1$ ,  $O_1$  to  $O_2$ , and  $O_2$  to  $O_3$ . A left-shift is accomplished by connecting the outputs back to the  $P_n$  inputs, but offset one place to the left, i.e.,  $O_3$  to  $P_2$ ,  $O_2$  to  $P_1$ , and  $O_1$  to  $P_0$ , with  $P_3$  acting as the linking input from another package.

When the  $\overline{OE}$  input is HIGH, the output buffers are disabled and the  $O_0$ - $O_3$  outputs are in a high impedance condition. The shifting, parallel loading or resetting operations can still be accomplished, however.

**Logic Diagram**



TL/F/9833-3

