

Allegro MicroSystems reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



FEATURES AND BENEFITS

- Integrated capacitor reduces need for external EMI protection components
- Wide leads facilitate ease of assembly
- True zero-speed operation
- Automatic Gain Control (AGC) for air gap independent switch points
- Automatic Offset Adjustment (AOA) for signal processing optimization
- Large operating air gap range
- Internal current regulator for two-wire operation
- Undervoltage lockout
- Single chip sensing IC for high reliability
- On-chip voltage regulator with wide operating voltage range and stability in the presence of a variety of complex load impedances
- Fully synchronous digital logic with Scan and IDDQ testing

PACKAGE: 2-pin SIP (suffix UB)




DESCRIPTION

The A1688 is a Hall-effect-based integrated circuit (IC) that provides a user-friendly solution for true zero-speed digital ring magnet and gear tooth sensing in two-wire applications. The A1688 is offered in the UB package, which integrates the IC and a high temperature ceramic capacitor in a single overmolded SIP package. The integrated capacitor provides enhanced EMC performance with reduced external components.

The integrated circuit incorporates a dual-element Hall-effect circuit and signal processing that switches in response to differential magnetic signals created by magnetic encoders, or, when properly back-biased with a magnet, from ferromagnetic targets. The device contains a sophisticated digital circuit that reduces magnet and system offsets, calibrates the gain for air gap independent switch points, and provides true zero-speed operation.

Signal optimization occurs at power-up through the combination of offset and gain-adjust and is maintained throughout operation with the use of a running-mode calibration scheme. Runningmode calibration provides immunity from environmental effects such as micro-oscillations of the sensed target or sudden air gap changes.

The regulated current output is configured for two-wire interface circuitry and is ideally suited for obtaining speed information in wheel speed applications. The Hall element spacing is optimized for high resolution, small diameter targets. The package is lead (Pb) free, with 100% matte-tin leadframe plating.



Functional Block Diagram

SPECIFICATIONS

SELECTION GUIDE

Part Number	Packing*	Power-On State
A1688LUBTN-L-T	4000 pieces per 13-in. reel	I _{CC(LOW)}
A1688LUBTN-H-T	4000 pieces per 13-in. reel	I _{CC(HIGH)}

*Contact Allegro™ for additional packing options.

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Unit
Supply Voltage	V _{CC}		28	V
Reverse Supply Voltage	V _{RCC}		-18	V
Operating Ambient Temperature	T _A	L temperature range	-40 to 150	°C
Maximum Junction Temperature	T _J (max)		165	°C
Storage Temperature	T _{stg}		-65 to 170	°C

Internal Discrete Capacitor Ratings

Characteristic	Symbol	Test Conditions*	Value (Typ.)	Unit
Nominal Capacitance	C _{SUPPLY}	Connected between VCC and GND	2200	pF



Terminal List Table

Name	Number	Function
VCC	1	Supply Voltage
GND	2	Ground

UB Package, 2-Pin SIP Pinout Diagram



OPERATING CHARACTERISTICS: Valid throughout full operating and temperature ranges; unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ.1	Max.	Unit
ELECTRICAL CHARACTERISTIC	s	· · · · · · · · · · · · · · · · · · ·				
Supply Voltage ²	V _{CC}	Operating, T _J < T _J (max)	4	_	24	V
Undervoltage Lockout	V _{CC(UV)}	V_{CC} transitioning from 0 \rightarrow 5 V or 5 \rightarrow 0 V	_	3.6	3.95	V
Reverse Supply Current ³	I _{RCC}	V _{CC} = V _{RCC} (max)	_	_	-10	mA
Supply Zener Clamp Voltage	VZSUPPLY	$I_{CC} = I_{CC}(max) + 3 mA, T_A = 25^{\circ}C$	28	_	_	V
Supply Zener Current	IZSUPPLY	T _A = 25°C, V _{CC} = 28 V	_	_	19	mA
OUTPUT		· · · · · · · · · · · · · · · · · · ·				
Devuer Or State	POS	-H variant	_	I _{CC(HIGH)}	_	_
Power-On State	P05	-L variant	_	I _{CC(LOW)}	_	-
Supply Current	I _{CC(LOW)}	Low-current state	5.9	_	8.4	mA
	I _{CC(HIGH)}	High-current state	12	_	16	mA
Supply Current Ratio	I _{CC(HIGH)} / I _{CC(LOW)}	Measured as ratio of high current to low current (isothermal)	1.9	-	-	_
Output Rise Time	t _r	Corresponds to measured output slew rate with C _{SUPPLY} ; R _{LOAD} = 100 Ω	0	-	1.5	μs
Output Fall Time	t _f	Corresponds to measured output slew rate with C _{SUPPLY} ; R _{LOAD} = 100 Ω	0	-	1.5	μs
OPERATING CHARACTERISTICS	;					
Operate Point	B _{OP}	% of peak-to-peak IC-processed magnetic signal	_	60	_	%
Release Point	B _{RP}	% of peak-to-peak IC-processed magnetic signal	_	40	_	%
Operating Frequency	f _{FWD}		0	_	5	kHz

Continued on the next page ...




Figure 1: Typical Application Circuit



OPERATING CHARACTERISTICS (continued): Valid throughout full operating and temperature ranges; unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Typ. ¹	Max.	Unit	
OPERATING CHARACTERISTICS (OPERATING CHARACTERISTICS (continued)						
Input Signal	B _{SIG}	Differential signal, measured peak-to-peak	20	_	1200	G	
Allowable User-Induced Differential Offset	B _{SIGEXT}	External differential signal bias (DC), operating within specification	-300	-	300	G	
Sensitivity Temperature Coefficient ⁴	TC		_	+0.2	-	%/°C	
Total Pitch Deviation		For constant B _{SIG} , sine wave	-	_	±2	%	
Maximum Sudden Signal Amplitude Change	B _{SEQ(n+1)} / B _{SEQ(n)}	No missed output edge. Instantaneous symmetric magnetic signal amplitude change, measured as a percentage of peak-to-peak B _{SIG} (see figure 2)	_	0.6	_	_	
Maximum Total Signal Amplitude Change	B _{SEQ(max)} /B _{SEQ(min)}	Overall symmetric magnetic signal amplitude change, measured as a percentage of peak-to-peak B _{SIG}	_	0.2	_	_	
Front-End Chopping Frequency			_	400	-	kHz	

¹ Typical values are at $T_A = 25^{\circ}$ C and $V_{CC} = 12$ V. Performance may vary for individual units, within the specified maximum and minimum limits. ² Maximum voltage must be adjusted for power dissipation and junction temperature; see representative discussions in Power Derating section.

³ Negative current is defined as conventional current coming out of (sourced from) the specified device terminal.

⁴ Ring magnets decrease strength with rising temperature. Device compensates. Note that B_{SIG} requirement is not influenced by this.





Figure 2: Differential Signal Variation



THERMAL CHARACTERISTICS


Characteristic	Symbol	Test Conditions*	Value	Unit
Package Thermal Resistance	R_{\thetaJA}	Single-layer PCB with copper limited to solder pads	213	°C/W

*Additional thermal information is available on the Allegro website.



Power Derating Curve







FUNCTIONAL DESCRIPTION

Hall Technology

This single-chip differential Hall-effect sensor IC contains two Hall elements as shown in Figure 5, which simultaneously sense the magnetic profile of the ring magnet or gear target. The magnetic fields are sensed at different points (spaced at a 1.75 mm pitch), generating a differential internal analog voltage, V_{PROC} , that is processed for precise switching of the digital output signal.

The Hall IC is self-calibrating and also possesses a temperaturecompensated amplifier and offset cancellation circuitry. Its voltage regulator provides supply noise rejection throughout the operating voltage range. Changes in temperature do not greatly affect this device due to the stable amplifier design and the offset rejection circuitry. The Hall transducers and signal processing electronics are integrated on the same silicon substrate, using a proprietary BiCMOS process.

Target Profiling During Operation


An operating device is capable of providing digital information that is representative of the mechanical features of a rotating gear or ring magnet. The waveform diagram in Figure 5 presents the automatic translation of the mechanical profile, through the magnetic profile that it induces, to the digital output signal of the A1688. No additional optimization is needed, and minimal processing circuitry is required. This ease of use reduces design time and incremental assembly costs for most applications.

Determining Output Signal Polarity

In Figure 5, the top panel, labeled *Mechanical Position*, represents the mechanical features of the ring magnet or gear target and orientation to the device. The bottom panel, labeled *Device Output Signal*, displays the square waveform corresponding to the digital output signal that results from a rotating target configured as shown in Figure 4. That direction of rotation (of the target side adjacent to the package face) is: perpendicular to the leads, across the face of the device, from the pin 1 side to the pin 2 side. This results in the device output switching from high to low output state as a north magnetic pole passes the device face. In this configuration, the device output voltage switches to its high polarity when a south pole is the target feature nearest to the device. If the direction of rotation is reversed or if a part of type A1688LUBxx-L-x is used, then the output polarity inverts (see Table 1).

Table 1: Output Polarity when a South Pole Passes the Package Face in the Indicated Rotation Direction

Rotation Direction	Part Type			
Rotation Direction	A1688LUBxx-H-x	A1688LUBxx-L-x		
Pin 1 \rightarrow Pin 2	I _{CC(HIGH)}	I _{CC(LOW)}		
$\operatorname{Pin} 2 \to \operatorname{Pin} 1$	I _{CC(LOW)}	I _{CC(HIGH)}		







Figure 3: Relative Motion of the Target Relative Motion of the Target is detected by the dual Hall elements mounted on the Hall IC. Figure 4: Target Orientation Relative to Device (ring magnet shown).









POWER DERATING

The device must be operated below the maximum junction temperature of the device, $T_{J(max)}$. Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating T_J . (Thermal data is also available on the Allegro MicroSystems website.)

The Package Thermal Resistance, $R_{\theta JA}$, is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the Effective Thermal Conductivity, K, of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case, $R_{\theta JC}$, is relatively small component of $R_{\theta JA}$. Ambient air temperature, T_A , and air motion are significant external factors, damped by overmolding.

The effect of varying power levels (Power Dissipation, P_D), can be estimated. The following formulas represent the fundamental relationships used to estimate T_J , at P_D .

$$P_D = V_{IN} \times I_{IN} \tag{1}$$

$$\Delta T = P_D \times R_{\theta JA} \tag{2}$$

$$T_J = T_A + \Delta T \tag{3}$$

For example, given common conditions such as: $T_A = 25^{\circ}C$, $V_{CC} = 12 \text{ V}$, $I_{CC} = 14 \text{ mA}$, and $R_{\theta JA} = 213 \text{ °C/W}$, then:

$$P_D = V_{CC} \times I_{CC} = 12 \ V \times 14 \ mA = 168 \ mW$$
$$\Delta T = P_D \times R_{\theta JA} = 168 \ mW \times 213 \ ^{\circ}C/W = 38.8^{\circ}C$$
$$T_A = T_A + \Delta T = 25^{\circ}C + 38 \ ^{\circ}C = 63 \ ^{\circ}C$$

A worst-case estimate, $P_{D(max)}$, represents the maximum allowable power level ($V_{CC(max)}$, $I_{CC(max)}$), without exceeding $T_{J(max)}$, at a selected $R_{\theta JA}$ and T_A .

Example: Reliability for V_{CC} at $T_A=150^{\circ}$ C, package UB, using minimum-K PCB.

Observe the worst-case ratings for the device, specifically: $R_{\theta JA}=213^{\circ}C/W$, $T_{J(max)}=165^{\circ}C$, $V_{CC(max)}=24$ V, and $I_{CC(max)}=16$ mA.

Calculate the maximum allowable power level, $P_{D(max)}$. First, invert equation 3:

$$\Delta T_{max} = T_{J(max)} - T_A = 165 \,^{\circ}C - 150 \,^{\circ}C = 15 \,^{\circ}C$$

This provides the allowable increase to T_J resulting from internal power dissipation. Then, invert equation 2:

$$P_{D(max)} = \Delta T_{max} \div R_{\theta JA} = 15^{\circ}C \div 213^{\circ}C/W = 64.9 \, mW$$

Finally, invert equation 1 with respect to voltage:

$$V_{CC(est)} = P_{D(max)} \div I_{CC(max)} = 64.9 \, mW \div 16.0 \, mA = 4.05 \, V$$

The result indicates that, at T_A , the application and device can dissipate adequate amounts of heat at voltages $\leq V_{CC(est)}$.

Compare $V_{CC(est)}$ to $V_{CC(max)}$. If $V_{CC(est)} \leq V_{CC(max)}$, then reliable operation between $V_{CC(est)}$ and $V_{CC(max)}$ requires enhanced $R_{\theta JA}$. If $V_{CC(est)} \geq V_{CC(max)}$, then operation between $V_{CC(est)}$ and $V_{CC(max)}$ is reliable under these conditions.



PACKAGE OUTLINE DRAWING For Reference Only – Not for Tooling Use (Reference DWG-0000408, Rev. 3) Dimensions in millimeters Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown 4.00^{+0.06} -0.05 11/0H -<u>/b</u> 4 × 10° <u>/E</u> 1.75 → 1.50 ±0.05 /c\ 1.125 -1.45 E Mold Ejector b 4.00+0.06 Pin Indent <u>_</u>E1 ${\mathcal A}$ NNN Branded YYWW Face LLLL -/A\ 0.85 ±0.05 П Π П 4 × 2.50 REF 0.25 REF 0.42 ±0.10 D Standard Branding Reference View 0.30 REF \mathcal{A} = Supplier emblem 2.54 REF -۷ N = Last three digits of device part numberY = Last 2 digits of year of manufacture4 × 0.85 REF W = Week of manufacture L = Lot number 2 18.00 ±0.10 A Dambar removal protrusion (8×) - 1.00 ±0.10 12.20 ±0.10 Gate and tie bar burr area / B\ 0.25 +0.07 -0.03 Active Area Depth, 0.38 mm ±0.03 4 × 7.37 REF ←__________ Branding scale and appearance at supplier discretion Hall elements (E1 and E2); not to scale F Molded Lead Bar for preventing damage to leads during shipment 0.38 REF 0.25 REF 4 × 0.85 REF 0.85 ±0.05 1.80^{+0.06} -0.07

Figure 6: Package UB, 2-Pin SIP

4.00^{+0.06}_-0.05

`/F\

▶ 1.50 ±0.05 🗲



Revision History

Number	Date	Description	
-	March 18, 2014	Initial release. No change from Preliminary Rev. 2.6	
1	October 1, 2014	Revised Package Outline Drawing and reformatted datasheet	
2	November 10, 2014	Deleted redundant Thermal Characteristics table from page 2	
3	December 15, 2014	Corrected error on Package Outline Drawing	
4	March 24, 2015	Updated branding on Package Outline Drawing	
5	July 10, 2015	Removed bulk options from Selection Guide on page 2	
6	March 1, 2016	Updated Internal Discrete Capacitor Ratings table and Package Outline Drawing	
7	March 29, 2019	Minor editorial updates	
8	April 9, 2020	Minor editorial updates	
9	April 30, 2021	Updated Package Outline Drawing (page 9)	
10	October 1, 2022	Change product status: Not for new design	

Copyright 2022, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

