

# 1-Mbit (128K × 8) Static RAM

#### **Features**

■ Very high speed: 45 ns

■ Temperature ranges:

□ Industrial: -40 °C to +85 °C

■ Wide voltage range: 2.2 V to 3.6 V

■ Pin compatible with CY62128DV30

■ Ultra low standby power

□ Typical standby current: 1 µA

□ Maximum standby current: 4 µA

■ Ultra low active power

□ Typical active current: 1.3 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$  and  $\overline{OE}$  features

■ Automatic power-down when deselected

 Complementary metal oxide semiconductor (CMOS) for optimum speed and power

■ Offered in Pb-free 32-pin small outline integrated circuit (SOIC), 32-pin thin small outline package (TSOP) Type I, and 32-pin shrunk thin small outline package (STSOP) packages

### **Functional Description**


The CY62128EV30 is a high performance CMOS static RAM module organized as 128K words by 8-bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery  $\mathsf{Life^{TM}}$  (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected ( $\overline{\mathsf{CE}}_1$  HIGH or  $\mathsf{CE}_2$  LOW). The eight input and output pins (I/O0 through I/O7) are placed in a high impedance state when the device is deselected ( $\overline{\mathsf{CE}}_1$  HIGH or  $\mathsf{CE}_2$  LOW), the outputs are disabled ( $\overline{\mathsf{OE}}$  HIGH), or a write operation is in progress ( $\overline{\mathsf{CE}}_1$  LOW and  $\mathsf{CE}_2$  HIGH and  $\overline{\mathsf{WE}}$  LOW).

To write to the device,  $\underline{\text{take}}$  chip enable ( $\overline{\text{CE}}_1$  LOW and  $\overline{\text{CE}}_2$  HIGH) and write enable (WE) inputs LOW. Data on the eight I/O pins is then written into the location specified on the address pin (A<sub>0</sub> through A<sub>16</sub>).

To read from the device, take chip enable  $(\overline{CE}_1 \text{ LOW})$  and  $CE_2 \text{ HIGH}$ ) and output enable  $(\overline{OE})$  LOW while forcing write enable  $(\overline{WE})$  HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins.

For a complete list of related resources, click here.

# **Logic Block Diagram**



Cypress Semiconductor Corporation
Document Number: 38-05579 Rev. \*N

198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600

Revised September 22, 2016





# **Contents**

Pin Configuration	3
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	5
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	16
Document Conventions	16
Units of Measure	16
Document History Page	17
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC®Solutions	19
Cypress Developer Community	19
Technical Support	19



# **Pin Configuration**

Figure 1. 32-pin STSOP pinout [1]




Figure 2. 32-pin TSOP I pinout [1]





Figure 3. 32-pin SOIC pinout [1]

Top View



### **Product Portfolio**

				ange V <sub>CC</sub> Range (V)		Speed			Power Di	ssipation		
Product	Range	V <sub>CC</sub> Range (V)				V <sub>CC</sub> Range (V)			Operating	J I <sub>CC</sub> (mA)		Standby
					(ns)	f = 1 MHz		max	Stariuby	ISB2 (PA)		
		Min	<b>Typ</b> [2]	Max		<b>Typ</b> [2]	Max	<b>Typ</b> [2]	Max	<b>Typ</b> [2]	Max	
CY62128EV30LL	Industrial	2.2	3.0	3.6	45	1.3	2.0	11	16	1	4	

#### Notes

- 1. NC pins are not connected on the die.
- 2. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C.



# **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature to ground potential  $^{[3, 4]}$  .....-0.3 V to  $V_{CC(max)}$  + 0.3 V DC voltage applied to outputs in high Z State  $^{[3,\ 4]}$  .....-0.3 V to  $V_{CC(max)}$  + 0.3 V

DC input voltage [3, 4]	$-0.3 \text{ V to V}_{CC(max)} + 0.3 \text{ V}$
Output current into outputs (LOW)	20 mA
Static discharge voltage	
(MIL-STD-883, method 3015)	> 2001 V
Latch-up current	> 200 mA

## **Operating Range**

Device	g		<b>V</b> <sub>CC</sub> <sup>[5]</sup>	
CY62128EV30LL	Industrial	–40 °C to +85 °C	2.2 V to 3.6 V	

### **Electrical Characteristics**

Over the Operating Range

Downwoodow	Decembries	Took Co	Test Conditions			45 ns (Industrial)			
Parameter	Description	lest Co				Max	Unit		
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA	I <sub>OH</sub> = -0.1 mA		_	_	V		
		$I_{OH} = -1.0 \text{ mA}, V$	<sub>CC</sub> ≥ 2.70 V	2.4	_	_	V		
$V_{OL}$	Output LOW voltage	I <sub>OL</sub> = 0.1 mA		_	_	0.4	V		
		$I_{OL}$ = 2.1 mA, $V_{CO}$	<sub>C</sub> ≥ 2.70 V	_	_	0.4	V		
V <sub>IH</sub>	Input HIGH voltage	V <sub>CC</sub> = 2.2 V to 2.3	7 V	1.8	_	V <sub>CC</sub> + 0.3 V	V		
		V <sub>CC</sub> = 2.7 V to 3.6	i V	2.2	_	V <sub>CC</sub> + 0.3 V	V		
V <sub>IL</sub>	Input LOW voltage	$V_{CC} = 2.2 \text{ V to } 2.7$	7 V	-0.3	_	0.6	V		
		$V_{CC}$ = 2.7 V to 3.6	5 V	-0.3	_	0.8	V		
I <sub>IX</sub>	Input leakage current	$GND \le V_1 \le V_{CC}$		-1	_	+1	μA		
I <sub>OZ</sub>	Output leakage current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> ,	output disabled	-1	_	+1	μΑ		
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$	V <sub>CC</sub> = V <sub>CCmax</sub>	_	11	16	mA		
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	-	1.3	2.0	mA		
I <sub>SB1</sub> <sup>[7]</sup>	Automatic CE power-down current – CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2$	V, CE <sub>2</sub> < 0.2 V	_	1	4	μΑ		
	Current – Civios inputs	$V_{IN} \ge V_{CC} - 0.2 V_{CC}$	$'$ , $V_{IN} \le 0.2 \text{ V}$						
		f = f <sub>max</sub> (address	and data only),						
		$f = 0$ ( $\overline{OE}$ and $\overline{WE}$	), V <sub>CC</sub> = 3.60 V						
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE power-down current – CMOS inputs	$\overline{CE}_1 \ge V_{CC} - 0.2$	V, CE <sub>2</sub> < 0.2 V	_	1	4	μA		
	ourient owice inputs	$V_{IN} \ge V_{CC} - 0.2 V_{CC}$	$'$ or $V_{IN}$ < 0.2 $V$ ,						
		f = 0, V <sub>CC</sub> = 3.60	V						

- $V_{\rm IL(min)}$  = -2.0 V for pulse durations less than 20 ns.

- V<sub>IL(min)</sub> = -2.0 v for pulse duriations less than 20 ris.
   V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse duriations less than 20 ris.
   V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse duriations less than 20 ris.
   Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC(min)</sub> and 200 μs wait time after V<sub>CC</sub> stabilization.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
   Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance


Parameter [8]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}C$ , $f = 1 ^{\circ}MHz$ , $V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

## **Thermal Resistance**

Parameter [8]	Description	Test Conditions	32-pin TSOP I	32-pin SOIC	32-pin STSOP	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	56.90	79.34	69.47	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		14.81	18.49	13.39	°C/W

## **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms



Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
$V_{TH}$	1.20	1.75	V

#### Note

<sup>8.</sup> Tested initially and after any design or process changes that may affect these parameters.




### **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> [9]	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for data retention			1.5	_	-	V
I <sub>CCDR</sub> <sup>[10]</sup>	Data retention current	$V_{CC}$ = 1.5 V, $CE_1 \ge V_{CC} - 0.2 \text{ V or } CE_2 \le 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	Industrial	-	-	3	μA
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time			0	_	_	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time			45	_	_	ns

### **Data Retention Waveform**

Figure 5. Data Retention Waveform [13]



- 9. Typical values <u>are</u> included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.

  10. Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the l<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.

  11. Tested initially and after any design or process changes that may affect these parameters.

  12. <u>Full</u> device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>CC(min)</sub> ≥ 100 μs.

  13. CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.



## **Switching Characteristics**

Over the Operating Range

Parameter [14, 15]	Decembration		dustrial)	I I m!4
Parameter [11, 15]	Description	Min	Max	Unit
Read Cycle				_
t <sub>RC</sub>	Read cycle time	45	_	ns
t <sub>AA</sub>	Address to data valid	_	45	ns
t <sub>OHA</sub>	Data hold from address change	10	_	ns
t <sub>ACE</sub>	CE LOW to data valid	_	45	ns
t <sub>DOE</sub>	OE LOW to data valid	_	22	ns
t <sub>LZOE</sub>	OE LOW to low Z [16]	5	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z [16, 17]	_	18	ns
t <sub>LZCE</sub>	CE LOW to low Z [16]	10	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z [16, 17]	_	18	ns
t <sub>PU</sub>	CE LOW to power-up	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down	_	45	ns
Write Cycle [18, 19	)		•	
t <sub>WC</sub>	Write cycle time	45	_	ns
t <sub>SCE</sub>	CE LOW to write end	35	_	ns
t <sub>AW</sub>	Address setup to write end	35	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	WE pulse width	35	_	ns
t <sub>SD</sub>	Data setup to write end	25	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	WE LOW to high Z [16, 17]	_	18	ns
t <sub>LZWE</sub>	WE HIGH to low Z [16]	10	_	ns

Notes

14.  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.

15. Test Conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1 V/ns), timing reference levels of  $V_{CC(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  as shown in the Figure 4 on page 5.

16. At any given temperature and voltage condition,  $I_{HZCE}$  is less than  $I_{LZCE}$ ,  $I_{HZCE}$  is less than  $I_{LZWE}$  for any given device.

17.  $I_{HZOE}$ ,  $I_{HZCE}$ , and  $I_{HZWE}$  transitions are measured when the output enter a high impedance state.

18. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

19. The minimum write pulse width for WRITE Cycle No.3 (WE Controlled,  $\overline{OE}$  LOW) should be sum of  $I_{HZWE}$  and  $I_{SD}$ .



# **Switching Waveforms**

Figure 6. Read Cycle 1 (Address Transition Controlled) [21, 22]





Figure 7. Read Cycle No. 2 (OE Controlled) [22, 23, 24]



#### Notes

<sup>20.</sup> The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

21. The device is continuously selected. OE, CE<sub>1</sub> = V<sub>IL</sub>, CE<sub>2</sub> = V<sub>IH</sub>.

<sup>22.</sup> WE is HIGH for read cycle.

<sup>23.</sup>  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH. 24. Address valid before or similar to  $\overline{\text{CE}}_1$  transition LOW and  $\overline{\text{CE}}_2$  transition HIGH.



# Switching Waveforms (continued)

Figure 8. Write Cycle No. 1 ( $\overline{\text{WE}}$  Controlled) [25, 26, 27, 28]





Figure 9. Write Cycle No. 2 ( $\overline{\text{CE}}_1$  or  $\text{CE}_2$  Controlled)  $^{[25,\ 26,\ 27,\ 28]}$ 



#### Notes

Notes

25. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write.

26. CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.

27. Data I/O is high impedance if OE = V<sub>IH</sub>.


28. If CE<sub>1</sub> goes HIGH or CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in high impedance state.

29. During this period, the I/Os are in output state. Do not apply input signals.



# Switching Waveforms (continued)

Figure 10. Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)  $^{[30,\ 31,\ 33]}$ 



Notes

30.  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

31. If  $\overline{\text{CE}}_1$  goes HIGH or  $\overline{\text{CE}}_2$  goes LOW simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in high impedance state.

32. During this period, the I/Os are in output state. Do not apply input signals.

33. The minimum write pulse width for WRITE Cycle No.3 (WE Controlled,  $\overline{\text{OE}}$  LOW) should be sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



## **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Inputs/Outputs Mode	
Н	X <sup>[34]</sup>	Χ	Χ	High Z	High Z Deselect/power-down Star	
X <sup>[34]</sup>	L	Χ	Х	High Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data out	Data out Read Ac	
L	Н	L	Χ	Data in	Data in Write Acti	
L	Н	Н	Н	High Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

Note
34. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62128EV30LL-45SXI	51-85081	32-pin 450-Mil SOIC (Pb-free)	Industrial
	CY62128EV30LL-45ZXI	51-85056	32-pin TSOP Type I (Pb-free)	
	CY62128EV30LL-45ZAXI	51-85094	32-pin STSOP (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.


### **Ordering Code Definitions**





# **Package Diagrams**

Figure 11. 32-pin Molded SOIC (450 Mil) S32.45/SZ32.45, 51-85081




51-85081 \*E



# Package Diagrams (continued)

Figure 12. 32-pin TSOP I (8 × 20 × 1.0 mm) Z32, 51-85056




51-85056 \*G



# Package Diagrams (continued)

Figure 13. 32-pin Small TSOP (8 × 13.4 × 1.2 mm) ZA32, 51-85094



51-85094 \*G



# **Acronyms**

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
SOIC	Small Outline Integrated Circuit			
SRAM	Static Random Access Memory			
STSOP	Shrunk Thin Small Outline Package			
TSOP	Thin Small Outline Package			
WE	Write Enable			

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



# **Document History Page**

	1	<u> </u>		
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	285473	See ECN	PCI	New data sheet.
*A	461631	See ECN	NXR	Changed status from Preliminary to Final. Removed 35 ns speed bin related information in all instances across the document. Removed "L" version of CY62128EV30 related information in all instances across the document. Removed Reverse TSOP I package related information in all instances across the document. Updated Electrical Characteristics: Changed typical value of $I_{CC}$ parameter from 8 mA to 11 mA corresponding Test Condition "f = $f_{max}$ ". Changed maximum value of $I_{CC}$ parameter from 12 mA to 16 mA corresponding to Test Condition "f = $f_{max}$ ". Changed maximum value of $I_{CC}$ parameter from 1.5 mA to 2.0 mA corresponding to Test Condition "f = 1 MHz". Changed typical value of $I_{SB2}$ parameter from 0.5 $\mu$ A to 1 $\mu$ A. Changed maximum value of $I_{SB2}$ parameter from 1.5 mA to 2.0 mA corresponding to Test Condition "f = 1 MHz". Changed typical value of $I_{SB2}$ parameter from 0.5 $\mu$ A to 1 $\mu$ A. Updated AC Test Loads and Waveforms: Updated Figure 4: Changed value of AC Test load Capacitance from 50 pF to 30 pF. Updated Data Retention Characteristics: Changed maximum value of $I_{CCDR}$ parameter from 1 $\mu$ A to 3 $\mu$ A corresponding to Test Condition "LL". Updated Switching Characteristics: Changed minimum value of $I_{LZOE}$ parameter from 6 ns to 10 ns for 45 ns speed bin. Changed minimum value of $I_{PWE}$ parameter from 30 ns to 35 ns for 45 ns speed bin. Changed minimum value of $I_{PWE}$ parameter from 22 ns to 25 ns for 45 ns speed bin. Changed minimum value of $I_{PWE}$ parameter from 6 ns to 10 ns for 45 ns speed bin. Changed minimum value of $I_{PWE}$ parameter from 6 ns to 10 ns for 45 ns speed bin. Changed minimum value of $I_{PWE}$ parameter from 6 ns to 10 ns for 45 ns speed bin. Changed minimum value of $I_{PWE}$ parameter from 6 ns to 10 ns for 45 ns speed bin. Changed minimum value of $I_{PWE}$ parameter from 6 ns to 10 ns for 45 ns speed bin.
*B	464721	See ECN	NXR	Updated Logic Block Diagram.
*C	1024520	See ECN	VKN	Added final Automotive-A and Automotive-E information in all instances across the document.  Updated Electrical Characteristics: Added Note 7 and referred the same note in I <sub>SB2</sub> parameter.  Updated Data Retention Characteristics: Added Note 10 and referred the same note in I <sub>CCDR</sub> parameter.  Updated Ordering Information.
*D	2257446	See ECN	NXR	Updated Maximum Ratings: Changed the Maximum rating of "Ambient Temperature with Power Applied from 55 °C to +125 °C to -55 °C to +125 °C.
*E	2702841	05/06/2009	VKN / PYRS	Updated Switching Characteristics: Updated description of t <sub>PD</sub> parameter. Updated Ordering Information (Added -45SXA part).
*F	2781490	10/08/2009	VKN	Updated Ordering Information (Included "CY62128EV30LL-45ZAXA" part)



# **Document History Page** (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*G	2934428	06/03/10	VKN	Updated Truth Table: Added Note 34 and referred the same note in 'X' in "CE <sub>1</sub> " and "CE <sub>2</sub> " columns. Updated Package Diagrams. Updated to new template.
*H	3026548	09/12/2010	AJU	Updated Pin Configuration. Added Ordering Code Definitions. Added Acronyms and Units of Measure. Minor edits.
*	3115909	01/06/2011	RAME	Separated Automotive and Industrial parts from this data sheet. Removed Automotive related information in all instances across the document.
*J	3292906	06/25/2011	AJU	Updated Functional Description: Removed the Note "For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com website." and its reference. Updated Package Diagrams. Updated to new template.
*K	4499499	09/11/2014	MEMJ	Updated Switching Characteristics: Added Note 19 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 33 and referred the same note in Figure 10. Updated Package Diagrams: spec 51-85081 – Changed revision from *C to *E. spec 51-85056 – Changed revision from *F to *G. spec 51-85094 – Changed revision from *F to *G. Updated to new template. Completing Sunset Review.
*L	4581542	11/27/2014	VINI	Updated Functional Description: Added "For a complete list of related resources, click here." at the end. Updated Maximum Ratings: Referred Notes 3, 4 in "Supply voltage to ground potential".
*M	4920942	09/15/2015	VINI	Updated to new template. Completing Sunset Review.
*N	5445076	09/22/2016	VINI	Updated Thermal Resistance: Replaced "two-layer" with "four-layer" in "Test Conditions" column. Updated all values of $\Theta_{JA}$ and $\Theta_{JC}$ parameters. Updated to new template. Completing Sunset Review.



# Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB Controllers** cypress.com/usb Wireless/RF

cypress.com/wireless

### PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or are not designed, intended in the activities from exceptions designed in intended in the operation of weapons systems, inductar installations, intended in the operation of weapons systems, inductar installations, intended in the operation of weapons systems, inductar installations, intended in the operation of weapons systems, inductar installations, intended in the operation of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities from a control of the device or system. liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners