UC1851 UC2851 UC3851

Programmable, Off-Line, PWM Controller

FEATURES


- All Control, Driving, Monitoring, and Protection Functions Included
- Low-Current Off Line Start Circuit
- Voltage Feed Forward or Current Mode Control
- High Current Totem Pole Output
- 50% Absolute Max Duty Cycle
- PWM Latch for Single Pulse Per Period
- Pulse-by-Pulse Current Limiting plus Shutdown for Over-Current Fault
- No Start-Up or Shutdown Transients
- Slow Turn-On Both Initially and After Fault Shutdown
- Shutdown Upon Over or Under Voltage Sensing
- Latch Off or Continuous Retry After Fault
- 1% Reference Accuracy
- 500kHz Operation
- 18 Pin DIL or 20 Pin PLCC Package

DESCRIPTION

The UC1851 family of PWM controllers are optimized for offline primary side control. These devices include a high current totem pole output stage and a toggle flip-flop for absolute 50% duty cycle limiting. In all other respects this line of controllers is pin for pin compatible with the UC1841 series. Inclusion of all major housekeeping functions in these high performance controllers makes them ideal for use in cost sensitive applications.

Important features of these controllers include low current start-up, linear feed-forward for constant volt-second operation, and compatibility with both voltage or current mode control. In addition, these devices include a programmable start threshold, as well as programmable over-voltage, under-voltage, and over current fault thresholds. The fault latch on these devices can be configured for automatic restart, or latched off response to a fault.

These devices are packaged in 18-pin plastic or ceramic dualin-line packages, or for surface mount applications, a 20 Pin PLCC. The UC1851 is characterized for -55°C to +125°C operation while the UC2851 and UC3851 are designed for -40°C to +85°C and 0°C to +70°C, respectively.




ABSOLUTE MAXIMUM RATINGS (Note 1)

Comparator Inputs
(Pins 1–7, 9–11, 16) Internally clamped at 12V
Power Dissipation at T _A = 25°C (Note 3) 1000mW
Power Dissipation at T _C = 25°C (Note 3) 2000mW
Operating Junction Temperature55°C to +150°C
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 sec) +300°C
Note 1:All voltages are with respect to ground, Pin 13.
Currents are positive-into, negative-out of the
specified terminal

Note 2:All pin numbers are referenced to DIL-18 package. Note 3: Consult Packaging Section of Databook for thermal limitations and considerations of package.

CONNECTION DIAGRAMS



PLCC-20, LCC-20	PACKAGE PIN FUNCT	TONS
(TOP VIEW)	FUNCTION	PIN
Q, L PACKAGE	COMP	1
4, 17, 6, 6, 6	START/UV	2
	OV SENSE	3
	STOP	4
	RESET	5
3 2 1 20 19	CUR THRESH	7
18	CUR SENSE	8
5 17	SLOW START	9
6 16	RT/CT	10
	RAMP	11
[7 15]	Vin SENSE	12
[8	PWM OUT	13
9 10 11 12 13	GROUND	14
	DRIVE BIAS	15
	+Vin SUPPLY	17
	5.0V REF	18
	INV. INPUT	19
	N.I. INPUT	20

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1851, -40° C to $+85^{\circ}$ C for the UC2851, and 0° C to 70° C for the UC3851; Vin = 20V, RT = $20k\Omega$, CT = .001 mfd, RR = $10k\Omega$, CR = .001mfd. Current Limit Threshold = 200 mV, TA = TJ.

		UC1	851 / UC	2851		UNITS		
PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
Power Inputs		-			-			-
Start-Up Current	VIN = 30V, Pin 2 = 2.5V		4.5	6		4.5	6	mA
Operating Current	VIN = 30V, Pin 2 = 3.5V		15	21		15	21	mA
Supply OV Clamp	VIN = 20mA	33	39	45	33	39	45	V
Reference Section		-			-			-
Reference Voltage	T _J = 25°C	4.95	5.0	5.05	4.9	5.0	5.1	V
Line Regulation	VIN = 8 to 30V		10	15		10	20	mV
Load Regulation	I∟ = 0 to 10mA		10	20		10	30	mV
Total Ref Variation	Over Operating Temperature Range	4.9		5.1	4.85		5.15	V
Short Circuit Current	VREF = 0, TJ = 25°C		-80	-100		-80	-100	mA
Oscillator								
Nominal Frequency	T _J = 25°C	47	50	53	45	50	55	kHz
Voltage Stability	VIN = 8 to 30V		0.5	1		0.5	1	%
Total Ref Variation	Over Operating Temperature Range	45		55	43		57	kHz
Maximum Frequency	$RT = 2k\Omega$, $CT = 330pF$	500			500			kHz


ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for TA = -55°C to +125°C for the UC1851, -40°C to +85°C for the UC2851, and 0°C to 70°C for the UC3851; VIN = 20V, RT = 20kΩ, CT = .001 mfd, RR = $10k\Omega$, CR = .001mfd. Current Limit Threshold = 200mV, TA = TJ.


PARAMETER	TEST CONDITIONS	UC1	851 / UC	2851		UC3851		UNITS	
		MIN	TYP	MAX	MIN	TYP	MAX		
Ramp Generator		-	•	,	•	•	•	-	
Ramp Current, Minimum	Isense = -10µA		-11	-14		-11	-14	μΑ	
Ramp Current, Maximum	ISENSE = 1.0mA	-0.9	95		-0.9	95		mA	
Ramp Valley		0.3	0.4	0.6	0.3	0.4	0.6	V	
Ramp Peak	Clamping Level	3.9	4.2	4.5	3.9	4.2	4.5	V	
Error Amplifier	-								
Input Offset Voltage	Vcm = 5.0V		0.5	5		2	10	mV	
Input Bias Current			0.5	2		1	5	μΑ	
Input Offset Current				0.5			0.5	μΑ	
Open Loop Gain	Δ Vo = 1 to 3V	60	66		60	66		dB	
Output Swing (Max Output ≤ Ramp Peak - 100mV)	Minimum Total Range	0.3		3.5	0.3		3.5	V	
CMRR	Vcm = 1.5 to 5.5V	70	80		70	80		dB	
PSRR	VIN = 8 to 30V	70	80		70	80		dB	
Short Circuit Current	VCOMP = 0V		-4	-10		-4	-10	mA	
Gain Bandwidth (Note 1)	T _J = 25°C, A _V O _L = 0dB	1	2		1	2		MHz	
Slew Rate (Note 1)	T _J = 25°C, A _{VCL} = 0dB		0.8			0.8		V/µs	
PWM Section			·!·	1		·!·	l	•	
Continuous Duty Cycle Range (other than zero) (Note 1)	Minimum Total Continuous Range Ramp Peak < 4.2V	2		46	2		46	%	
Output High Level	ISOURCE = 20mA	18	18.5		18	18.5		V	
	ISOURCE = 200mA	17	18.5		17	18.5		V	
Rise Time (Note 1)	T _J = 25°C, C _L = 1nF		50	150		50	150	ns	
Fall Time (Note 1)	T _J = 25°C, C _L = 1nF		50	150		50	150	ns	
Output Saturation	IOUT = 20mA		0.2	0.4		0.2	0.4	V	
•	Iout = 200mA		1.7	2.2		1.7	2.2	V	
Comparator Delay (Note 1) Sequencing Functions	Pin 8 to Pin 12, TJ = 25° C, RL = $1k\Omega$		300	500		300	500	ns	
Comparator Thresholds	Pins 2, 3, 5	2.8	3.0	3.2	2.8	3.0	3.2	V	
Input Bias Current	Pins 3, 5 = 0V		-1.0	-4.0		-1.0	-4.0	μА	
Input Leakage	Pins 3, 5 = 10V		0.1	2.0		0.1	2.0	μA	
Start/UV Hysteresis Current	Pin 2 = 2.5V	170	200	220	170	200	230	μA	
Ext. Stop Threshold	Pin 4	0.8	1.6	2.4	0.8	1.6	2.4	·V	
Error Latch Activate Current	Pin 4 = 0V, Pin 3 > 3V		-120	-200		-120	-200	μΑ	
Driver Bias Saturation Voltage, Vin-Voн	IB = -50mA		2	3		2	3	·V	
Driver Bias Leakage	VB = 0V		-0.1	-10		-0.1	-10	μΑ	
Slow-Start Saturation	Is = 10mA		0.2	0.5		0.2	0.5	·V	
Slow-Start Leakage	Vs = 4.5V		0.1	2.0		0.1	2.0	μΑ	
Current Control			1	-		1	-		
Current Limit Offset			0	5		0	10	mV	
Current Shutdown Offset		370	400	430	360	400	440	mV	
Input Bias Current	Pin 7 = 0V		-2	-5		-2	-5	μΑ	
Common Mode Range (Note 1)		-0.4		3.0	-0.4		3.0	V	
Current Limit Delay (Note 1)	T _J = 25°C, Pin 7 to 12, R _L = 1k		200	400		200	400	ns	


Note 1: Guaranteed by design. Not 100% tested in production.


FUNCTIONAL DESCRIPTION


PWM CONTROL	
1. Oscillator	Generates a fixed-frequency internal clock from an external RT and CT.
	Frequency = $\frac{KC}{RTCT}$ where Kc is a first-order correction factor $\approx 0.3 \log (CT \times 10^{12})$.
2. Ramp Generator:	Develops linear ramp with slope defined externally by $\frac{dV}{dT} = \frac{\text{sense voltage}}{\text{RRCR}}$.
	CR is normally selected ≤ CT and its value will have some effect upon valley duty cycle. Limiting the minimum value for ISENSE into pin 11 will establish a maximum duty cycle clamp. CR terminal can be used as an input port for current mode control.
3. Error Amplifier	Conventional operational amplifier for closed-loop gain and phase compensation. Low output impedance; unity-gain stable. The output is held low by the slow start voltage at turn on in order to minimize overshoot.
4. Reference Generator:	Precision 5.0V for internal and external usage to 50mA. Tracking 3.0V reference for internal usage only with nominal accuracy of ±2%. 40V clamp zener for chip OV protection, 100mA maximum current.
5. PWM Comparator:	Generates output pulse which starts at termination of clock pulse and ends when the ramp input crosses the lowest of two positive inputs.
6. PWM Latch:	Terminates the PWM output pulse when set by inputs from either the PWM comparator, the pulse-by-pulse comparator, or the error latch. Resets with each internal clock pulse.
7. PWM Output Switch:	Totem pole output stage capable of sourcing and sinking 1 amp peak current. The active "on" state is high.
SEQUENCING FUNCTION	-
1. Start/UV Sense:	With an increasing voltage, this comparator generates a turn-on signal and releases the slow start clamp at a start threshold. With a decreasing voltage, it generates a turn-off command at a lower level separated by a 200µA
	hysteresis current.
2. Drive Switch:	Disables most of the chip to hold internal current consumption low, and Driver Bias OFF, until input voltage reaches start threshold.
3. Driver Bias:	Supplies drive to external circuitry upon start-up.
4. Slow Start:	Clamps low to hold PWM OFF. Upon release, rises with rate controlled by RsCs for slow increase of output pulse width. Can also be used as an alternate maximum duty cycle clamp with an external voltage divider.
PROTECTION FUNCTIONS	
1. Error Latch:	When set by momentary input, this latch insures immediate PWM shutdown and hold off until reset. Inputs to Error Latch are: a. OV > 3.2V (Typically 3V) b. Stop > 2.4V (Typically 1.6V) c. Current Sense 400mV over threshold. (Typical). Error Latch resets when slow start voltage falls to 0.4V if Reset Pin < 2.8V. With Pin 5 > 3.2V, Error Latch will remain set.
2. Current Limiting:	Differential input comparator terminates individual output pulses each time sense voltage rises above threshold. When sense voltage rises to 400mV (typical) above threshold, a shutdown signal is sent to Error Latch.
3. External Stop:	A voltage over 2.4 will set the Error Latch and hold the output off. A voltage less than 0.8V will defeat the error latch and prevent shutdown. A capacitor here will slow the action of the error latch for transient protection by providing a Typical Delay of 13ms/μF.

















OPEN-LOOP CIRCUIT



High Peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin 13 in a single ground point.









10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UC2851DW	ACTIVE	SOIC	DW	18	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2851DW	Samples
UC2851N	ACTIVE	PDIP	N	18	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	UC2851N	Samples
UC3851DW	ACTIVE	SOIC	DW	18	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3851DW	Samples
UC3851DWTR	ACTIVE	SOIC	DW	18	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3851DW	Samples
UC3851N	ACTIVE	PDIP	N	18	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	UC3851N	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Apr-2023

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC3851DWTR	SOIC	DW	18	2000	330.0	24.4	10.9	12.0	2.7	12.0	24.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
UC3851DWTR	SOIC	DW	18	2000	356.0	356.0	41.0	

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Apr-2023

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UC2851DW	DW	SOIC	18	40	507	12.83	5080	6.6
UC2851N	N	PDIP	18	20	506	13.97	11230	4.32
UC3851DW	DW	SOIC	18	40	507	12.83	5080	6.6
UC3851N	N	PDIP	18	20	506	13.97	11230	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated