











bq24314C SLUSAV3A - AUGUST 2012-REVISED JULY 2015

# bg24314C Overvoltage and Overcurrent Protection IC and Li+ Charger Front-End Protection IC

### **Features**

- Provides Protection for Three Variables:
  - Input Overvoltage, with Rapid Response in <1 µs
  - User-Programmable Overcurrent with Current Limiting
  - Battery Overvoltage
- Maximum Input Voltage of 30 V
- Supports up to 1.5-A Input Current
- Robust Against False Triggering Due to Current Transients
- Thermal Shutdown
- **Enable Input**
- Status Indication Fault Condition
- Available in Space-Saving Small 8 Lead 2 x 2 WSON Package

# **Applications**

- Mobile Phones and Smart Phones
- **PDAs**
- MP3 Players
- Low-Power Handheld Devices
- Bluetooth™ Headsets

# 3 Description

The bg24314C device is a highly integrated circuit (IC) designed to provide protection to Li-ion batteries from failures of the charging circuit. The device continuously monitors the input voltage, the input current, and the battery voltage. In case of an input overvoltage condition, the device immediately removes power from the charging circuit by turning off an internal switch. In the case of an overcurrent condition, it limits the system current at the threshold value, and if the overcurrent persists, switches the pass element OFF after a blanking period. Additionally, the device also monitors its own die temperature and switches off if it exceeds 140°C. The input overcurrent threshold is user-programmable.


The device can be controlled by a processor and also provides status information about fault conditions to the host.

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq24314C	WSON (8)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### Simplified Schematic





# **Table of Contents**

1	Features 1		7.3 Feature Description	9
2	Applications 1		7.4 Device Functional Modes	10
3	Description 1	8	Application and Implementation	12
4	Revision History2		8.1 Application Information	12
5	Pin Configuration and Functions		8.2 Typical Application	13
6	Specifications4	9	Power Supply Recommendations	17
٠	6.1 Absolute Maximum Ratings 4	10	Layout	17
	6.2 ESD Ratings		10.1 Layout Guidelines	17
	6.3 Recommended Operating Conditions		10.2 Layout Example	17
	6.4 Thermal Information	11	Device and Documentation Support	18
	6.5 Electrical Characteristics		11.1 Community Resources	18
	6.6 Typical Characteristics		11.2 Trademarks	18
7	Detailed Description 8		11.3 Electrostatic Discharge Caution	18
•	7.1 Overview 8		11.4 Glossary	18
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	18

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

# Changes from Original (August 2012) to Revision A


Page

•	Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed SON to WSON throughout the document	1
•	Changed R <sub>ILIM</sub> from 25k to 24.9k throughout document	5
•	Changed AΩ to AkΩ	Ę
	Moved Figures 2 through 11 from Typical Characteristics to Application Curves section	



# **5 Pin Configuration and Functions**

# DSG Package 8-Pin WSON With Exposed Thermal Pad Top View



#### **Pin Functions**

1 III I dilottorio								
PIN	1	I/O	DESCRIPTION					
NAME	NO.	1/0	DESCRIPTION					
CE	5	I	Chip enable input. Active low. When $\overline{CE}$ = High, the input FET is off. Internally pulled down.					
FAULT 4 O Open-drain output, device status. FAULT = Low indicates that the input FET Q1 has be to input overvoltage, input overcurrent, battery overvoltage, or thermal shutdown.		Open-drain output, device status. FAULT = Low indicates that the input FET Q1 has been turned off due to input overvoltage, input overcurrent, battery overvoltage, or thermal shutdown.						
ILIM	7	I/O	Input overcurrent threshold programming. Connect a resistor to VSS to set the overcurrent threshold.					
IN	1	- 1	Input power, connect to external DC supply. Connect external 1 µF ceramic capacitor (minimum) to V <sub>SS</sub> .					
NC	3	_	These pins may have internal circuits used for test purposes. Do not make any external connections at these pins for normal operation.					
OUT	8	0	Output terminal to the charging system. Connect external 1 µF ceramic capacitor (minimum) to V <sub>SS</sub> .					
VBAT	6	I	Battery voltage sense input. Connect to pack positive terminal through a resistor.					
VSS	2	_	Ground terminal					
Thermal PAD		_	There is an internal electrical connection between the exposed thermal pad and the $V_{SS}$ pin of the device. The thermal pad must be connected to the same potential as the $V_{SS}$ pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. The VSS pin must be connected to ground at all times.					



# **Specifications**

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
		IN (with respect to VSS)	-0.3	30	
$V_{I}$	Input voltage	OUT (with respect to VSS)	-0.3	12	V
		ILIM, FAULT, CE, VBAT (with respect to VSS)	-0.3	7	
I <sub>I</sub>	Input current	IN		2	Α
Io	Output current	OUT		2	Α
	Output sink current	FAULT		15	mA
TJ	Junction temperate	ure	-40	150	°C
T <sub>stg</sub>	Storage temperatu	ire	<del>-</del> 65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000		
V	Electrostatic	Charged-device model (CDM), per JEDEC specification JESD22-0	C101 <sup>(2)</sup>	±500	V
V(ESD)	V <sub>(ESD)</sub> discharge	IN(IEC 61000-4-2) (3)	Air Discharge	±15000	V
		IN(IEC 61000-4-2) (**)	Contact	±8000	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- With IN bypassed to the VSS with a 1-µF low-ESR ceramic capacitor

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
$V_{IN}$	Input voltage range	3	30	V
I <sub>IN</sub>	Input current, IN pin		1.5	Α
I <sub>OUT</sub>	Output current, OUT pin		1.5	Α
R <sub>ILIM</sub>	OCP Programming resistor	15	90	kΩ
$T_{J}$	Junction temperature	-40	125	°C

#### 6.4 Thermal Information

		bq24314C	
	THERMAL METRIC <sup>(1)</sup>	DSG (WSON)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	58.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	67.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	29.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	30.3	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	7.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



### 6.5 Electrical Characteristics

over operating free-air temperature range -40°C to +125°C and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IN	, , , , , , , , , , , , , , , , , , , ,	.20. 00/10/10/10			, .,, 1	<b></b>
UVLO	Undervoltage lock-out, input power detected threshold	$\overline{\text{CE}}$ = Low, V <sub>IN</sub> increasing from 0 V to 3 V	2.6	2.7	2.8	٧
V <sub>hys(UVLO)</sub>	Hysteresis on UVLO	$\overline{\text{CE}}$ = Low, V <sub>IN</sub> decreasing from 3 V to 0 V	200	260	300	mV
$T_{DGL(PGOOD)}$	Deglitch time, input power detected status	$\overline{CE}$ = Low. Time measured from V <sub>IN</sub> 0 V $\rightarrow$ 5 V 1 $\mu$ s rise-time, to output turning ON		8		ms
I <sub>DD</sub>	Operating current	$\overline{CE}$ = Low, No load on OUT pin, V <sub>IN</sub> = 5 V, R <sub>ILIM</sub> = 24.9 k $\Omega$		400	600	μΑ
I <sub>STDBY</sub>	Standby current	$\overline{\text{CE}}$ = High, V <sub>IN</sub> = 5 V		65	95	μΑ
INPUT TO O	UTPUT CHARACTERISTICS				•	
VDO	Drop-out voltage IN to OUT	$\overline{CE}$ = Low, $V_{IN}$ = 5 V, $I_{OUT}$ = 1 A		170	280	mV
INPUT OVER	RVOLTAGE PROTECTION					
V <sub>OVP</sub>	Input overvoltage protection threshold	CE = Low, V <sub>IN</sub> increasing from 5 V to 7.5 V	5.71	5.85	6.00	V
t <sub>PD(OVP)</sub>	Input OV propagation delay <sup>(1)</sup>	CE = Low		200		ns
V <sub>hys(OVP)</sub>	Hysteresis on OVP	$\overline{\text{CE}}$ = Low, V <sub>IN</sub> decreasing from 7.5 V to 5 V	20	60	110	mV
t <sub>ON(OVP)</sub>	Recovery time from input overvoltage condition	$\overline{\text{CE}}$ = Low, Time measured from $V_{\text{IN}}$ 7.5 V $\rightarrow$ 5 V, 1 $\mu$ s fall-time		8		ms
INPUT OVER	RCURRENT PROTECTION					
I <sub>OCP</sub>	Input overcurrent protection threshold range		300		1500	mA
I <sub>OCP</sub>	Input overcurrent protection threshold	$\overline{CE}$ = Low, R <sub>ILIM</sub> = 24.9 k $\Omega$ , 3 V $\leq$ V <sub>IN</sub> $<$ V <sub>OVP</sub> -V <sub>hys(OVP)</sub>	900	1000	1100	mA
K <sub>ILIM</sub>	Programmable current limit factor			25		AkΩ
t <sub>BLANK(OCP)</sub>	Blanking time, input overcurrent detected			176		μs
t <sub>REC(OCP)</sub>	Recovery time from input overcurrent condition			64		ms
BATTERY O	VERVOLTAGE PROTECTION					
BV <sub>OVP</sub>	Battery overvoltage protection threshold	<u>CE</u> = Low, V <sub>IN</sub> > 4.4 V	4.4	4.45	4.5	V
V <sub>hys(Bovp)</sub>	Hysteresis on BV <sub>OVP</sub>	$\overline{CE}$ = Low, $V_{IN}$ > 4.4 V	200	280	350	mV
I <sub>VBAT</sub>	Input bias current on VBAT pin	V <sub>BAT</sub> = 4.4 V, T <sub>J</sub> = 25°C			10	nA
T <sub>DGL(Bovp)</sub>	Deglitch time, battery overvoltage detected	$\overline{\text{CE}}$ = Low, V <sub>IN</sub> > 4.4 V. Time measured from V <sub>VBAT</sub> rising from 4.1 V to 4.4 V to $\overline{\text{FAULT}}$ going low.		176		μs
THERMAL P	PROTECTION					
$T_{J(OFF)}$	Thermal shutdown temperature			140	150	°C
T <sub>J(OFF-HYS)</sub>	Thermal shutdown hysteresis			20		°C
LOGIC LEVE	ELS ON CE					
$V_{IL}$	Low-level input voltage		0		0.4	V
V <sub>IH</sub>	High-level input voltage		1.4			V
I <sub>IL</sub>	Low-level input current	V <sub>CE</sub> = 0 V			1	μΑ
I <sub>IH</sub>	High-level input current	V <sub>CE</sub> = 1.8 V			15	μΑ
LOGIC LEVE	ELS ON FAULT					
V <sub>OL</sub>	Output low voltage	I <sub>SINK</sub> = 5 mA			0.2	V
I <sub>HI-Z</sub>	Leakage current, FAULT pin HI-Z	V <sub>FAULT</sub> = 5 V			10	μΑ

<sup>(1)</sup> Not tested in production. Specified by design.



# 6.6 Typical Characteristics

Test conditions (unless otherwise noted) for typical operating performance:  $V_{IN}=5$  V,  $C_{IN}=1$   $\mu F$ ,  $C_{OUT}=1$   $\mu F$ ,  $R_{ILIM}=24.9$  k $\Omega$ ,  $R_{BAT}=100$  k $\Omega$ ,  $T_A=25$ °C,  $V_{PU}=3.3$  V (see Figure 12 for the *Typical Application Circuit*)




Figure 1. Undervoltage Lockout vs Free-Air Temperature




Figure 2. Dropout Voltage (IN to OUT) vs Free-Air Temperature




Figure 3. Overvoltage Threshold Protection vs Free-Air Temperature




Figure 4. Input Overcurrent Protection vs ILIM Resistance




Figure 5. Input Overcurrent Protection vs Free-Air Temperature




Figure 6. Battery Overvoltage Protection vs Free-Air Temperature

Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



# **Typical Characteristics (continued)**

Test conditions (unless otherwise noted) for typical operating performance:  $V_{IN} = 5$  V,  $C_{IN} = 1$   $\mu F$ ,  $C_{OUT} = 1$   $\mu F$ ,  $R_{ILIM} = 24.9$  k $\Omega$ ,  $R_{BAT} = 100$  k $\Omega$ ,  $T_A = 25$ °C,  $V_{PU} = 3.3$  V (see Figure 12 for the *Typical Application Circuit*)




Figure 7. Leakage Current (VBAT Pin) vs Free-Air Temperature




Figure 8. Supply Current vs INPUT Voltage




# 7 Detailed Description

#### 7.1 Overview

The bq24314C device is a highly integrated circuit designed to provide protection to Li-ion batteries from failures of the charging circuit. The device continuously monitors the input voltage, the input current, and the battery voltage. In case of an input overvoltage condition, the device immediately removes power from the charging circuit by turning off an internal switch. In the case of an overcurrent condition, it limits the system current at the threshold value, and if the overcurrent persists, switches the pass element OFF after a blanking period. If the battery voltage rises to an unsafe level, the device disconnects power from the charging circuit until the battery voltage returns to an acceptable value. Additionally, the device also monitors its own die temperature and switches off if it exceeds 140°C. The input overcurrent threshold is user-programmable. The device can be controlled by a processor and also provides status information about fault conditions to the host.

### 7.2 Functional Block Diagram



Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



### 7.3 Feature Description

### 7.3.1 Input Overvoltage Protection

The bq24314C device integrates an input overvoltage protection feature to protect downstream devices from faulty input sources. If the input voltage rises above  $V_{\text{OVP}}$ , the internal FET Q1 is turned off, removing power from the circuit. As shown in Figure 15 to Figure 16, the response is very rapid, with the FET turning off in less than a microsecond. The FAULT pin is driven low. When the input voltage returns below  $V_{\text{OVP}} - V_{\text{hys}(\text{OVP})}$  (but is still above UVLO), the FET Q1 is turned on again after a deglitch time of  $t_{\text{ON}(\text{OVP})}$  to ensure that the input supply has stabilized. Figure 17 shows the recovery from input OVP.

#### 7.3.2 Input Overcurrent Protection

The overcurrent threshold is programmed by a resistor  $R_{ILIM}$  connected from the ILIM pin to VSS. Figure 4 shows the OCP threshold as a function of  $R_{ILIM}$ , and may be approximated by the following equation:

 $I_{OCP} = 25 \div R_{ILIM}$  (current in A, resistance in k $\Omega$ ),

where

•  $R_{ILIM}$  must be between 15 k $\Omega$  and 90 k $\Omega$ 

(1)

If the load current tries to exceed the  $I_{OCP}$  threshold, the device limits the current for a blanking duration of  $t_{BLANK(OCP)}$ . If the load current returns to less than  $I_{OCP}$  before  $t_{BLANK(OCP)}$  times out, the device continues to operate. However, if the overcurrent situation persists for  $t_{BLANK(OCP)}$ , the FET Q1 is turned off for a duration of  $t_{REC(OCP)}$ , and the FAULT pin is driven low. The FET is then turned on again after  $t_{REC(OCP)}$  and the current is monitored all over again. Each time an OCP fault occurs, an internal counter is incremented. If 15 OCP faults occur in one charge cycle, the FET is turned off permanently. The counter is cleared either by removing and reapplying input power, or by disabling and re-enabling the device with the  $\overline{CE}$  pin. Figure 18 to Figure 20 show what happens in an overcurrent fault.

To prevent the input voltage from spiking up due to the inductance of the input cable, Q1 is turned off slowly, resulting in a *soft-stop*, as shown in Figure 20.

#### 7.3.3 Battery Overvoltage Protection

The battery overvoltage threshold  $BV_{OVP}$  is internally set to 4.45 V. If the battery voltage exceeds the  $BV_{OVP}$  threshold, the FET Q1 is turned off, and the FAULT pin is driven low. The FET is turned back on once the battery voltage drops to  $BV_{OVP} - V_{hys(Bovp)}$  (see Figure 21 and Figure 22). Each time a battery overvoltage fault occurs, an internal counter is incremented. If 15 such faults occur in one charge cycle, the FET is turned off permanently. The counter is cleared either by removing and re-applying input power, or by disabling and re-enabling the device with the  $\overline{CE}$  pin. In the case of a battery overvoltage fault, Q1 is switched OFF gradually (see Figure 21).

#### 7.3.4 Thermal Protection

If the junction temperature of the device exceeds  $T_{J(OFF)}$ , the FET Q1 is turned off, and the  $\overline{FAULT}$  pin is driven low. The FET is turned back on when the junction temperature falls below  $T_{J(OFF-HYS)}$ .

#### 7.3.5 Enable Function

The IC has an enable pin, which can be used to enable or disable the device. When the CE pin is driven high, the internal FET is turned off. When the  $\overline{\text{CE}}$  pin is low, the FET is turned on if other conditions are safe. The OCP counter and the Bat-OVP counter are both reset when the device is disabled and re-enabled. The  $\overline{\text{CE}}$  pin has an internal pulldown resistor and can be left floating. Note that the  $\overline{\text{FAULT}}$  pin functionality is also disabled when the  $\overline{\text{CE}}$  pin is high.

#### 7.3.6 Fault Indication

The FAULT pin is an active-low open-drain out<u>put.</u> It is in a high-impedanc<u>e state</u> when operating conditions are safe, or when the device is disabled by setting CE high. With CE low, the FAULT pin goes low whenever any of these events occurs:

- · Input overvoltage
- Input overcurrent
- Battery overvoltage
- IC overtemperature

Submit Documentation Feedback



#### 7.4 Device Functional Modes

#### 7.4.1 OPERATION Mode

The device continuously monitors the input voltage, the input current, and the battery voltage. As long as the input voltage is less than VOVP, the output voltage tracks the input voltage (less the drop caused by RDSON of Q1). During fault conditions, the internal FET is turned off and the output is isolated from the input source.

#### 7.4.2 POWER-DOWN Mode

The device remains in POWER-DOWN mode when the input voltage at the IN pin is below the undervoltage threshold UVLO. The FET Q1 connected between IN and OUT pins is off, and the status output, FAULT, is set to Hi-Z. See Figure 9.

#### 7.4.3 POWER-ON RESET Mode

The device resets when the input voltage at the IN pin exceeds the UVLO threshold. All internal counters and other circuit blocks are reset. The IC then waits for duration  $t_{DGL(PGOOD)}$  for the input voltage to stabilize. If, after  $t_{DGL(PGOOD)}$ , the input voltage and battery voltage are safe, FET Q1 is turned ON. The device has a soft-start feature to control the inrush current. The soft-start minimizes the ringing at the input (the ringing occurs because the parasitic inductance of the adapter cable and the input bypass capacitor form a resonant circuit). Figure 13 shows the power-up behavior of the device. Because of the deglitch time at power-on, if the input voltage rises rapidly to beyond the OVP threshold, the device will not switch on at all, instead it will go into protection mode and indicate a fault on the  $\overline{FAULT}$  pin, as shown in Figure 14.

Copyright © 2012–2015, Texas Instruments Incorporated Product Folder Links: *bq24314C* 



# **Device Functional Modes (continued)**




Figure 9. Flow Diagram

Copyright © 2012–2015, Texas Instruments Incorporated

Submit Documentation Feedback



# 8 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

The bq24314C device protects against overvoltage, overcurrent, and battery overvoltage events that occur due to a faulty adapter or other input sources. If any of these faults occur, the bq24314C device isolates the downstream devices from the input source and alerts the host controller with the FAULT open-drain output.

#### 8.1.1 Powering Accessories

In some applications, the equipment that the protection IC resides in may be required to provide power to an accessory (for example, a cellphone may power a headset or an external memory card) through the same connector pins that are used by the adapter for charging. Figure 10 and Figure 11 illustrate typical charging and accessory-powering scenarios:




Figure 10. Charging - The Red Arrows Show the Direction of Current Flow




Figure 11. Powering an Accessory - The Red Arrows Show the Direction of Current Flow

In the second case, when power is being delivered to an accessory, the bq24314C device is required to support current flow from the OUT pin to the IN pin.




### **Application Information (continued)**

If  $V_{OUT} > UVLO + 0.7 V$ , FET Q1 is turned on, and the reverse current does not flow through the diode but through Q1. Q1 will then remain ON as long as  $V_{OUT} > UVLO - V_{hys(UVLO)} + R_{DS(on)} \times I_{ACCESSORY}$ . Within this voltage range, the reverse current capability is the same as the forward capability, 1.5 A. It should be noted that there is no overcurrent protection in this direction.

### 8.2 Typical Application

The typical values for an application are  $V_{OVP} = 6.8 \text{ V}$ ,  $I_{OCP} = 1000 \text{ mA}$ ,  $BV_{OVP} = 4.45 \text{ V}$ 



Terminal numbers shown are for the 2 × 2 DSG package.

Figure 12. Typical Application Circuit

### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 1.

**Table 1. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Supply Voltage	5 V
INILIM	1 A

#### 8.2.2 Detailed Design Procedure

# 8.2.2.1 Selection of R<sub>BAT</sub>

It is strongly recommended that the battery not be tied directly to the VBAT pin of the device, as under some failure modes of the IC, the voltage at the IN pin may appear on the VBAT pin. This voltage can be as high as 30 V, and applying 30 V to the battery in case of the failure of the bq24314C device can be hazardous. Connecting the VBAT pin through  $R_{BAT}$  prevents a large current from flowing into the battery in case of a failure of the device. In the interests of safety,  $R_{BAT}$  should have a very high value. The problem with a large  $R_{BAT}$  is that the voltage drop across this resistor because of the VBAT bias current  $I_{VBAT}$  causes an error in the  $BV_{OVP}$  threshold. This error is over and above the tolerance on the nominal 4.45 V  $BV_{OVP}$  threshold.



Choosing  $R_{BAT}$  in the range 100 k $\Omega$  to 470 k $\Omega$  is a good compromise. In the case of an device failure, with  $R_{BAT}$  equal to 100 k $\Omega$ , the maximum current flowing into the battery would be (30 V - 3 V)  $\div$  100 k $\Omega$  = 246  $\mu$ A, which is low enough to be absorbed by the bias currents of the system components.  $R_{BAT}$  equal to 100 k $\Omega$  would result in a worst-case voltage drop of  $R_{BAT} \times I_{VBAT} = 1$  mV. This is negligible to compared to the internal tolerance of 50 mV on  $BV_{OVP}$  threshold.

If the Bat-OVP function is not required, the VBAT pin should be connected to VSS.

### 8.2.2.2 Selection of $R_{CE}$ , $R_{FAULT}$ , and $R_{PU}$

The  $\overline{CE}$  pin can be used to enable and disable the IC. If host control is not required, the  $\overline{CE}$  pin can be tied to ground or left un-connected, permanently enabling the device.

In applications where external control is <u>required</u>, the  $\overline{CE}$  pin can be controlled by a host processor. As in the case of the VBAT pin (see above), the  $\overline{CE}$  pin should be connected to the host GPIO pin through as large a resistor as possible. The limitation on the resistor value is that the minimum  $V_{OH}$  of the host GPIO pin less the drop across the resistor should be greater than  $V_{IH}$  of the bq24314C device's  $\overline{CE}$  pin. The drop across the resistor is given by  $R_{CE} \times I_{IH}$ .

The  $\overline{\text{FAULT}}$  pin is an open-drain output that goes low during OV, OC, battery-OV, and  $\overline{\text{OT}}$  events. If the application does not require monitoring of the  $\overline{\text{FAULT}}$  pin, it can be left unconnected. But if the  $\overline{\text{FAULT}}$  pin has to be monitored, it should be pulled high externally through  $R_{PU}$ , and connected to the host through  $R_{FAULT}$ .  $R_{FAULT}$  prevents damage to the host controller if the bq24314C device fails (see above). The resistors should be of high value, in practice values between 22 k $\Omega$  and 100 k $\Omega$  should be sufficient.


### 8.2.2.3 Selection of Input and Output Bypass Capacitors

The input capacitor  $C_{IN}$  in Figure 12 is for decoupling, and serves an important purpose. Whenever there is a step change downwards in the system load current, the inductance of the input cable causes the input voltage to spike up.  $C_{IN}$  prevents the input voltage from overshooting to dangerous levels. It is strongly recommended that a ceramic capacitor of at least 1  $\mu$ F be used at the input of the device. It should be located in close proximity to the IN pin.


 $C_{\text{OUT}}$  in Figure 12 is also important: If a very fast (< 1 µs rise time) overvoltage transient occurs at the input, the current that charges  $C_{\text{OUT}}$  causes the device's current-limiting loop to kick in, reducing the gate-drive to FET Q1. This results in improved performance for input overvoltage protection.  $C_{\text{OUT}}$  should also be a ceramic capacitor of at least 1 µF, located close to the OUT pin.  $C_{\text{OUT}}$  also serves as the input decoupling capacitor for the charging circuit downstream of the protection IC.



## 8.2.3 Application Curves







Submit Documentation Feedback

Copyright © 2012–2015, Texas Instruments Incorporated



# 9 Power Supply Recommendations

The intention is for the bq24314C device to operate with 5-V adapters with a maximum current rating of 1.5 A. The device operates from sources from 3 V to 5.7 V. Outside of this range, the output is disconnected due to either UVLO or the OVP function.

## 10 Layout

# 10.1 Layout Guidelines

- This device is a protection device, and is meant to protect down-stream circuitry from hazardous voltages.
  Potentially, high voltages may be applied to this IC. It has to be ensured that the edge-to-edge clearances of PCB traces satisfy the design rules for high voltages. See Figure 23.
- The device uses WSON packages with a thermal pad. For good thermal performance, the thermal pad must be thermally coupled with the PCB ground plane (GND). This requires a copper pad directly under the device. This copper pad should be connected to the ground plane with an array of thermal vias.
- Ensure that external C<sub>IN</sub> and C<sub>OUT</sub> are located close to the device. Other external components like R<sub>ILIM</sub> and R<sub>BAT</sub> must also be located close to the device.

## 10.2 Layout Example




Figure 23. Layout Example Recommendation

Submit Documentation Feedback



# 11 Device and Documentation Support

### 11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.2 Trademarks

E2E is a trademark of Texas Instruments. Bluetooth is a trademark of Bluetooth SIG, Inc. All other trademarks are the property of their respective owners.

### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# PACKAGE OPTION ADDENDUM

9-Jun-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
BQ24314CDSGR	ACTIVE	WSON	DSG	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SDL	Samples
BQ24314CDSGT	ACTIVE	WSON	DSG	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	SDL	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

9-Jun-2015

n no event shall TI's liability arising out of such informat	ion exceed the total purchase price of the TI part(s) at issue in	n this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 9-Jun-2015

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24314CDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ24314CDSGT	WSON	DSG	8	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 9-Jun-2015




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24314CDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
BQ24314CDSGT	WSON	DSG	8	250	210.0	185.0	35.0

DSG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-229.



# DSG (S-PWSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4208347/I 06/15

NOTE: All linear dimensions are in millimeters



# DSG (S-PWSON-N8)

# PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products	Applications
Products	Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity