

Triple, 6-Channel LCD Timing Delay-Locked Loop

AD8389

PRODUCT FEATURES

High speed Up to 85 MHz clock rate Triple (R, G, B) output Matched delay lines Low power dissipation: 40 mW Reference to rising or falling edge of MONITI input Selectable loop delay Available in 48-lead 7 mm × 7 mm LFCSP

APPLICATIONS


LCD microdisplay horizontal timing

PRODUCT DESCRIPTION

The AD8389 is a triple 6-channel LCD microdisplay delaylocked timing loop. As part of a closed-loop system, the AD8389 maintains a constant delay between the common input, DXI, and each independent feedback reference, MONITxI.

The AD8389 consists of a selectable fixed delay element, a phase detector, a charge pump, and six matched variable delay lines per color. The phase detector, charge pump, and master delay line form a closed loop when connected to a compatible LCD microdisplay. Five additional delay lines track the master for a complete set of matched timing signals.

The AD8389 dissipates 40 mW nominal power. The AD8389 is offered in a 48-lead 7 mm \times 7 mm LFCSP package and operates over the commercial temperature range of 0°C to 85°C.



FUNCTIONAL BLOCK DIAGRAM

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel: 781.329.4700
 www.analog.com

 Fax: 781.326.8703
 © 2003 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

Specifications	3
Absolute Maximum Ratings	4
Exposed Paddle	4
Maximum Power Dissipation	4
Pin Configuration and Function Descriptions	5

Timing
Operating Principles7
Operation7
Outline Dimensions
Ordering Guide9

REVISION HISTORY

Revision 0: Initial Version

SPECIFICATIONS

Table 1. @ 25°C, AVDD = DRVDD = 3.3 V, T_{MIN} = 0°C, T_{MAX} = 85°C, unless otherwise noted

Parameter	Conditions	Min	Тур	Max	Unit
LOGIC INPUTS					
C _{IN}					pF
I _{IN}		-2		+2	μA
VIH		2.0		AVDD	V
V _{IL}		AGND		0.8	V
V _{TH}			1.5		v
OUTPUTS					
V _{OH}	$I_0 = -2 \ \mu A$	DRVDD - 0.4			V
V _{OL}	$I_0 = +2 \ \mu A$			DVRSS + 0.4	V
TIMING SPECIFICATIONS					
Operating Frequency					
CLK, f _{CLK}		60	75	85	MHz
CLXI, ENBX(1–4)I				(2t ₁) ⁻¹	Hz
DXI, MONITxI				(2t ₁) ⁻¹	Hz
Input Low Pulse Width, t1—All Inputs except CLK					
DXI, MONITxI		280			ns
ENBX(1–4)I, CLXI	t₅ ≤ 230ns	30			ns
CLK High Pulse Width, t ₂		4.7			ns
CLK Low Pulse Width, t₃		4.7			ns
CLK to DXI Setup Time, t ₄		2			ns
Output Rise, Fall Times—t _r , t _f	$C_L = 30 \text{ pF}$			5	ns
Delay t₅	DXI to DXxO	22		350	ns
Output Skew, t ₆	$C_L = 30 \text{ pF}$				
t₅ ≤ 130 ns			0.3	2.5	ns
t₅ ≤ 170ns			0.45	3.4	ns
t₅ ≤ 230ns			0.7	5	ns
Loop Delay, t ₇					
COMPEDGE = H, SLOW = H			9/(f _{CLK}) + t ₄		ns
COMPEDGE = H, SLOW = L			15/(f _{ськ}) + t ₄		ns
COMPEDGE = L, SLOW = H			26/(f _{CLK}) + t ₄		ns
COMPEDGE = L, SLOW = L			32/(f _{CLK}) + t ₄		ns
POWER SUPPLIES					
AVDD Operating Range		3		3.6	v
DRVDD Operating Range		3		3.6	v
Total Operating Current	$f_{CLK} = 75 \text{ MHz}, C_L = 30 \text{ pF}$		11		mA
Power Dissipation	$f_{CLK} = 75 \text{ MHz}, C_L = 30 \text{ pF}$		40		mW
Operating Temperature		0		85	°C

ABSOLUTE MAXIMUM RATINGS

Table 2. AD8389 Stress Ratings¹

Parameter	Rating	
Supply Voltages		
AVDDx – AVSSx	3.9 V	
DRVDDx – DRVSSx	3.9 V	
Input Voltages		
Maximum Digital Input Voltage	AVDD + 0.3 V	
Minimum Digital Input Voltage	AVSS – 0.3 V	
Internal Power Dissipation ²		
LFCSP Package @ $T_A = 25^{\circ}C$	4.8 W	
Operating Temperature Range	0°C to 85°C	
Storage Temperature Range	–65°C to +125°C	
Lead Temperature Range (Soldering 10 sec)	300°C	

¹ Stresses above those listed under the Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to the absolute maximum ratings for extended periods may reduce device reliability.

² 48-Lead LFCSP Package:

 $\theta_{JA} = 26^\circ C/W$ (JEDEC Standard 4-layer PCB in still air) $\theta_{JC} = 20^\circ C/W$

EXPOSED PADDLE

To ensure high reliability, the exposed paddle must be soldered to GND.

MAXIMUM POWER DISSIPATION

The maximum power that can be safely dissipated by the AD8389 is limited by its junction temperature. The maximum safe junction temperature for plastic encapsulated devices as determined by the glass transition temperature of the plastic is approximately 150°C. Exceeding this limit temporarily may cause a shift in the parametric performance due to a change in the stresses exerted on the die by the package. Exceeding a junction temperature of 175°C for an extended period can result in device failure.

To ensure operation within the specified operating temperature range, it is necessary to limit the maximum power dissipation as follows:






Figure 2. Maximum Power Dissipation vs. Ambient Temperature

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

WARNING! ESD SENSITIVE DEVICE

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. 48-Lead LFCSP, 7 mm \times 7 mm Pin Configuration

Mnemonic	Function	Description
AVDD, DRVDD	Power Supply	Power Supply.
AVSS, DRVSS	Ground	Ground.
CLK	Clock	Clock Input. Active edge is the rising edge.
COMPEDGE	Edge Select	When set HIGH, the phase detector compares the falling edge of DXIN with the rising edge of MONITxI. When set LOW, the phase detector compares the rising edge of DXIN with the falling edge of MONITxI.
SLOW	Delay Select	When set HIGH and COMPEDGE = HIGH, the delay between the falling edges of DXI and the rising edges of MONITI is maintained at $9/(f_{CLK}) + t_4$. The delay is maintained at $26/(f_{CLK}) + t_4$ when COMPEDGE = LOW. When set LOW and COMPEDGE = HIGH, the delay between the falling edges of DXI and the rising edges of MONITI is maintained at $15/(f_{CLK}) + t_4$. The delay is maintained at $32/(f_{CLK}) + t_4$ with COMPEDGE = LOW.
DXI	Reference Input	LCD Timing Input from the Image Processor. Used as the input to all phase detectors.
CLXI	Input	LCD Timing Input from the Image Processor.
ENBX(1-4)I	Inputs	LCD Timing Inputs from the Image Processor.
MONITxI	Feedback Inputs	Inputs from the LCD. Used as the feedback input to each phase detector. When the AD8389 forms part of a closed loop, it maintains a constant delay between the DXI input and this reference input pin.
DXxO	Delayed Outputs	
CLXxO	Delayed Outputs	
ENBX(1-4)xO	Delayed Outputs	
VCONTx	Control Voltage	200 pF capacitors connected between these pins and the AVSS plane are required for proper operation of the internal charge pump.

Table 3. Pin Function Descriptions

TIMING

Table 4. Timing Specifications

Parameter	Conditions	Min	Тур	Max	Unit
Operating Frequency					
CLK, f _{CLK}		60	75	85	MHz
CLXI, ENBX(1–4)I				(2t ₁) ⁻¹	Hz
DXI, MONITxI				(2t ₁) ⁻¹	Hz
Input Low Pulse Width, t1—All Inputs except CLK					
DXI, MONITxI		280			ns
ENBX(1–4)I, CLXI	t₅ ≤ 230ns	30			ns
CLK High Pulse Width—t ₂		4.7			ns
CLK Low Pulse Width—t₃		4.7			ns
CLK to DXI Setup Time—t ₄		2			ns
Output Rise, Fall Time—tr, tf	$C_L = 30 \text{ pF}$			5	ns
Delay—t₅	DXI to DXxO	22		350	ns
Output Skew— t₀	$C_L = 30 \text{ pF}$				
t₅ ≤ 130 ns			0.3	2.5	ns
t₅ ≤ 170ns			0.45	3.4	ns
t₅ ≤ 230ns			0.7	5	ns
Loop Delay, t ₇					
COMPEDGE = H, SLOW = H			9/(f _{CLK}) + t ₄		ns
COMPEDGE = H, SLOW = L			15/(f _{CLK}) + t ₄		ns
COMPEDGE = L, SLOW = H			26/(f _{CLK}) + t ₄		ns
COMPEDGE = L, SLOW = L			32/(f _{CLK}) + t ₄		ns




Figure 4. CLK and DXI Timing




Figure 5. Input and Output Waveforms at COMPEDGE = HIGH

OPERATING PRINCIPLES




Figure 6. AD8389 Application in the Red Channel of an LCD Projection System

The image quality of an LCD system is dependent on the timing relationship between the control inputs, DX, CLX, ENBX(1–4), and the video channels.

TFT delay and switching speed variations, due to temperature variations and LCD aging, degrade image quality if not compensated.

An internal reference TFT connected to an internal pull-up resistor, as shown in Figure 6, characterizes the internal S/H TFTs of the LCD and monitors switching speed and delay variations due to aging and temperature. When the MON output of an LCD that includes such an internal reference TFT is connected to the reference input of the AD8389 delay-locked timing loop, continuously optimized timing of the LCD is maintained automatically.

OPERATION

As part of a closed loop, the AD8389 maintains a constant delay between the common input, DXI, and each independent feedback reference, MONITxI. The block diagram of such closed-loop system is shown in Figure 6.

A constant delay, t₇, selected via the COMPEDGE and SLOW control inputs, is applied to the DXI input to approximate the nominal, initially expected total delay, t₇, through the level shifters and the LCD as shown in Table 5.

Table 5

COMPEDGE	SLOW	Constant Delay		
1	0	$15/f_{CLK} + t_4$		
1	1	9/f _{CLK} + t ₄		
			MONITRI	
0	0	32/f _{CLK} + t ₄	CONSTANT	
0	1	26/f _{CLK} + t ₄	DX	

The phase detector compares the delayed DX and MONITxI reference inputs and automatically adjusts the variable delay (t_5), maintaining the constant delay (t_7) between the active edges of DX and MONITxI. Five matched delay lines maintain the phase relationship between DXxO, CLXxO, and ENBX(1–4)xO.

When the loop is locked, $t_7 = t_5 + t_{EXT}$, where t_{EXT} is the total delay through the level shifter and the LCD.

The external delay of a typical system is the sum of the level shifter delay (20 ns typical) and the LCD delay, (typically in the range of 20 ns to 120 ns). At a 75 MHz operating clock frequency, the maximum expected total delay of 140 ns is equal to 10.5 clock cycles, requiring COMPEDGE = 1, SLOW = 0 for systems using negative active edge for DX.




Figure 7. Typical Input Waveforms at the AD8389 and at the LCD. COMPEDGE = HIGH.

OUTLINE DIMENSIONS




Figure 8. 48-Lead Frame Chip Scale Package [LFCSP] (CP-48)

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD8389ACPZ ¹	0°C to 85°C	48-Lead Lead Frame Chip Scale Package	CP-48

¹ Z = lead-free.

NOTES

NOTES

NOTES



www.analog.com

© 2003 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D04515–0–10/03(0)

Rev. 0 | Page 12 of 12