#### Features

- High-performance, Low-power AVR<sup>®</sup> 8-bit Microcontroller
- Advanced RISC Architecture
  - 130 Powerful Instructions Most Single-clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 16 MIPS Throughput at 16 MHz
  - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
  - 8K Bytes of In-System Self-Programmable Flash Endurance: 10,000 Write/Erase Cycles
  - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation
  - 512 Bytes EEPROM
  - Endurance: 100,000 Write/Erase Cycles
  - 1K Byte Internal SRAM
  - Programming Lock for Software Security
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescaler, one Compare Mode
  - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Three PWM Channels
  - 8-channel ADC in TQFP and MLF package Six Channels 10-bit Accuracy Two Channels 8-bit Accuracy
  - 6-channel ADC in PDIP package Four Channels 10-bit Accuracy Two Channels 8-bit Accuracy
  - Byte-oriented Two-wire Serial Interface
  - Programmable Serial USART
  - Master/Slave SPI Serial Interface
  - Programmable Watchdog Timer with Separate On-chip Oscillator
  - On-chip Analog Comparator
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
  - 23 Programmable I/O Lines
  - 28-lead PDIP, 32-lead TQFP, and 32-pad MLF
- Operating Voltages
  - 2.7 5.5V (ATmega8L)
  - 4.5 5.5V (ATmega8)
- Speed Grades
  - 0 8 MHz (ATmega8L)
  - 0 16 MHz (ATmega8)
- Power Consumption at 4 Mhz, 3V, 25°C
  - Active: 3.6 mA
  - Idle Mode: 1.0 mA
  - Power-down Mode: 0.5 µA




8-bit **AVR**<sup>®</sup> with 8K Bytes In-System Programmable Flash


ATmega8 ATmega8L





#### **Pin Configurations**






<sup>2</sup> ATmega8(L)

#### **Overview**

The ATmega8 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8 achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed.

**Block Diagram** 









The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes of EEPROM, 1K byte of SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, a 6-channel ADC (eight channels in TQFP and MLF packages) where four (six) channels have 10-bit accuracy and two channels have 8-bit accuracy, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next Interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The Flash Program memory can be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash Section will continue to run while the Application Flash Section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega8 AVR is supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

**Disclaimer** Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

### ATmega8(L)

#### **Pin Descriptions**

vcc	Digital supply voltage.
GND	Ground.
Port B (PB7PB0) XTAL1/ XTAL2/TOSC1/TOSC2	Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Depending on the clock selection fuse settings, PB6 can be used as input to the invert- ing Oscillator amplifier and input to the internal clock operating circuit.
	Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.
	If the Internal Calibrated RC Oscillator is used as chip clock source, PB76 is used as TOSC21 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.
	The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 56 and "System Clock and Clock Options" on page 23.
Port C (PC5PC0)	Port C is an 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.
PC6/RESET	If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electri- cal characteristics of PC6 differ from those of the other pins of Port C.
	If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 36. Shorter pulses are not guaranteed to generate a Reset.
	The various special features of Port C are elaborated on page 59.
Port D (PD7PD0)	Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.
	Port D also serves the functions of various special features of the ATmega8 as listed on page 61.
RESET	Reset input. A low level on this pin for longer than the minimum pulse length will gener- ate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 36. Shorter pulses are not guaranteed to generate a reset.





AVCC	AVCC is the supply voltage pin for the A/D Converter, Port C (30), and ADC (76). It should be externally connected to $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to $V_{CC}$ through a low-pass filter. Note that Port C (54) use digital supply voltage, $V_{CC}$ .
AREF	AREF is the analog reference pin for the A/D Converter.
ADC76 (TQFP and MLF Package Only)	In the TQFP and MLF package, ADC76 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.
About Code Examples	This datasheet contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.


#### **AVR CPU Core**

Introduction

This section discusses the AVR core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, and handle interrupts.

**Architectural Overview** 

Figure 2. Block Diagram of the AVR MCU Architecture



In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with separate memories and buses for program and data. Instructions in the Program memory are executed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the Program memory. This concept enables instructions to be executed in every clock cycle. The Program memory is In-System Reprogrammable Flash memory.

The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File – in one clock cycle.





Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of the these address pointers can also be used as an address pointer for look up tables in Flash Program memory. These added function registers are the 16-bit X-, Y-, and Z-register, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information about the result of the operation.

The Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the whole address space. Most AVR instructions have a single 16-bit word format. Every Program memory address contains a 16- or 32-bit instruction.

Program Flash memory space is divided in two sections, the Boot program section and the Application program section. Both sections have dedicated Lock Bits for write and read/write protection. The SPM instruction that writes into the Application Flash memory section must reside in the Boot program section.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The Stack Pointer SP is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the Status Register. All interrupts have a separate Interrupt Vector in the Interrupt Vector table. The interrupts have priority in accordance with their Interrupt Vector position. The lower the Interrupt Vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, SPI, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the Register File, 0x20 - 0x5F.

#### Arithmetic Logic Unit – ALU

The high-performance AVR ALU operates in direct connection with all the 32 general purpose working registers. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. The ALU operations are divided into three main categories – arithmetic, logical, and bit-functions. Some implementations of the architecture also provide a powerful multiplier supporting both signed/unsigned multiplication and fractional format. See the "Instruction Set" section for a detailed description.

# **Status Register** The Status Register contains information about the result of the most recently executed arithmetic instruction. This information can be used for altering program flow in order to perform conditional operations. Note that the Status Register is updated after all ALU operations, as specified in the Instruction Set Reference. This will in many cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.

The Status Register is not automatically stored when entering an interrupt routine and restored when returning from an interrupt. This must be handled by software.

The AVR Status Register – SREG – is defined as:

Bit	7	6	5	4	3	2	1	0	
	I	Т	Н	S	V	N	Z	С	SREG
Read/Write	R/W	-							
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – I: Global Interrupt Enable

The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual interrupt enable control is then performed in separate control registers. If the Global Interrupt Enable Register is cleared, none of the interrupts are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The Ibit can also be set and cleared by the application with the SEI and CLI instructions, as described in the Instruction Set Reference.

#### • Bit 6 – T: Bit Copy Storage

The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or destination for the operated bit. A bit from a register in the Register File can be copied into T by the BST instruction, and a bit in T can be copied into a bit in a register in the Register File by the BLD instruction.

#### • Bit 5 – H: Half Carry Flag

The Half Carry Flag H indicates a Half Carry in some arithmetic operations. Half Carry is useful in BCD arithmetic. See the "Instruction Set Description" for detailed information.

#### • Bit 4 – S: Sign Bit, S = N $\oplus$ V

The S-bit is always an exclusive or between the Negative Flag N and the Two's Complement Overflow Flag V. See the "Instruction Set Description" for detailed information.

#### • Bit 3 – V: Two's Complement Overflow Flag

The Two's Complement Overflow Flag V supports two's complement arithmetics. See the "Instruction Set Description" for detailed information.

#### • Bit 2 – N: Negative Flag

The Negative Flag N indicates a negative result in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

• Bit 1 – Z: Zero Flag





The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

#### • Bit 0 – C: Carry Flag

General Purpose Working Registers

The Carry Flag C indicates a Carry in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

The Register File is optimized for the AVR Enhanced RISC instruction set. In order to achieve the required performance and flexibility, the following input/output schemes are supported by the Register File:

- One 8-bit output operand and one 8-bit result input.
- Two 8-bit output operands and one 8-bit result input.
- Two 8-bit output operands and one 16-bit result input.
- One 16-bit output operand and one 16-bit result input.

Figure 3 shows the structure of the 32 general purpose working registers in the CPU.

Figure 3. AVR CPU General Purpose Working Registers

	7	0	Addr.
	R	0	0x00
	R	1	0x01
	R	2	0x02
	R	13	0x0D
	R	14	0x0E
]	R	15	0x0F
	R	16	0x10
	R	17	0x11
	Rź	26	0x1A
	Rź	27	0x1B
	Rź	28	0x1C
	Rź	29	0x1D
	R	30	0x1E
	R	31	0x1F

X-register Low Byte X-register High Byte Y-register Low Byte Y-register High Byte Z-register Low Byte Z-register High Byte

Most of the instructions operating on the Register File have direct access to all registers, and most of them are single cycle instructions.

As shown in Figure 3, each register is also assigned a Data memory address, mapping them directly into the first 32 locations of the user Data Space. Although not being physically implemented as SRAM locations, this memory organization provides great flexibility in access of the registers, as the X-, Y-, and Z-pointer Registers can be set to index any register in the file.


## Register File

**General Purpose** 

### The X-register, Y-register and Z-register

The registers R26..R31 have some added functions to their general purpose usage. These registers are 16-bit address pointers for indirect addressing of the Data Space. The three indirect address registers X, Y and Z are defined as described in Figure 4.

Figure 4. The X-, Y- and Z-Registers



In the different addressing modes these address registers have functions as fixed displacement, automatic increment, and automatic decrement (see the Instruction Set Reference for details).

#### **Stack Pointer**

The Stack is mainly used for storing temporary data, for storing local variables and for storing return addresses after interrupts and subroutine calls. The Stack Pointer Register always points to the top of the Stack. Note that the Stack is implemented as growing from higher memory locations to lower memory locations. This implies that a Stack PUSH command decreases the Stack Pointer.

The Stack Pointer points to the data SRAM Stack area where the Subroutine and Interrupt Stacks are located. This Stack space in the data SRAM must be defined by the program before any subroutine calls are executed or interrupts are enabled. The Stack Pointer must be set to point above 0x60. The Stack Pointer is decremented by one when data is pushed onto the Stack with the PUSH instruction, and it is decremented by two when the return address is pushed onto the Stack with subroutine call or interrupt. The Stack Pointer is incremented by one when data is popped from the Stack with the POP instruction, and it is incremented by two when address is popped from the Stack with return from subroutine RET or return from interrupt RETI.

The AVR Stack Pointer is implemented as two 8-bit registers in the I/O space. The number of bits actually used is implementation dependent. Note that the data space in some implementations of the AVR architecture is so small that only SPL is needed. In this case, the SPH Register will not be present.

Bit	15	14	13	12	11	10	9	8	
	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	SPH
	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	SPL
	7	6	5	4	3	2	1	0	
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	





### Instruction Execution Timing

This section describes the general access timing concepts for instruction execution. The AVR CPU is driven by the CPU clock  $clk_{CPU}$ , directly generated from the selected clock source for the chip. No internal clock division is used.

Figure 5 shows the parallel instruction fetches and instruction executions enabled by the Harvard architecture and the fast-access Register File concept. This is the basic pipelining concept to obtain up to 1 MIPS per MHz with the corresponding unique results for functions per cost, functions per clocks, and functions per power-unit.








Figure 6 shows the internal timing concept for the Register File. In a single clock cycle an ALU operation using two register operands is executed, and the result is stored back to the destination register.





### Reset and Interrupt Handling

The AVR provides several different interrupt sources. These interrupts and the separate Reset Vector each have a separate Program Vector in the Program memory space. All interrupts are assigned individual enable bits which must be written logic one together with the Global Interrupt Enable bit in the Status Register in order to enable the interrupt. Depending on the Program Counter value, interrupts may be automatically disabled when Boot Lock Bits BLB02 or BLB12 are programmed. This feature improves software security. See the section "Memory Programming" on page 219 for details.

The lowest addresses in the Program memory space are by default defined as the Reset and Interrupt Vectors. The complete list of Vectors is shown in "Interrupts" on page 44. The list also determines the priority levels of the different interrupts. The lower the address the higher is the priority level. RESET has the highest priority, and next is INT0 – the External Interrupt Request 0. The Interrupt Vectors can be moved to the start

of the boot Flash section by setting the Interrupt Vector Select (IVSEL) bit in the General Interrupt Control Register (GICR). Refer to "Interrupts" on page 44 for more information. The Reset Vector can also be moved to the start of the boot Flash section by programming the BOOTRST Fuse, see "Boot Loader Support – Read-While-Write Self-Programming" on page 206.

When an interrupt occurs, the Global Interrupt Enable I-bit is cleared and all interrupts are disabled. The user software can write logic one to the I-bit to enable nested interrupts. All enabled interrupts can then interrupt the current interrupt routine. The I-bit is automatically set when a Return from Interrupt instruction – RETI – is executed.

There are basically two types of interrupts. The first type is triggered by an event that sets the Interrupt Flag. For these interrupts, the Program Counter is vectored to the actual Interrupt Vector in order to execute the interrupt handling routine, and hardware clears the corresponding Interrupt Flag. Interrupt Flags can also be cleared by writing a logic one to the flag bit position(s) to be cleared. If an interrupt condition occurs while the corresponding interrupt is enabled, or the flag is cleared by software. Similarly, if one or more interrupt conditions occur while the global interrupt enable bit is cleared, the corresponding Interrupt Flag(s) will be set and remembered until the global interrupt enable bit is cleared by software. Similarly, if one or more interrupt Flag(s) will be set and remembered until the global interrupt enable bit is cleared by order of priority.

The second type of interrupts will trigger as long as the interrupt condition is present. These interrupts do not necessarily have Interrupt Flags. If the interrupt condition disappears before the interrupt is enabled, the interrupt will not be triggered.

When the AVR exits from an interrupt, it will always return to the main program and execute one more instruction before any pending interrupt is served.

Note that the Status Register is not automatically stored when entering an interrupt routine, nor restored when returning from an interrupt routine. This must be handled by software.

When using the CLI instruction to disable interrupts, the interrupts will be immediately disabled. No interrupt will be executed after the CLI instruction, even if it occurs simultaneously with the CLI instruction. The following example shows how this can be used to avoid interrupts during the timed EEPROM write sequence.

Assembly Code Example
in r16, SREG ; store SREG value
<b>cli</b> ; disable interrupts during timed sequence
<pre>sbi EECR, EEMWE ; start EEPROM write</pre>
sbi EECR, EEWE
<b>out</b> SREG, r16 ; restore SREG value (I-bit)
C Code Example
char cSREG;
cSREG = SREG; /* store SREG value */
/* disable interrupts during timed sequence */
_CLI();
_CLI(), EECR  = (1< <eemwe); *="" <="" eeprom="" start="" td="" write=""></eemwe);>





When using the SEI instruction to enable interrupts, the instruction following SEI will be executed before any pending interrupts, as shown in the following example.

Assembly Code Example

<b>sei</b> ; set global interrupt enable
<b>sleep</b> ; enter sleep, waiting for interrupt
; note: will enter sleep before any pending
; interrupt(s)
C Code Example
_SEI(); /* set global interrupt enable */
_SLEEP(); /* enter sleep, waiting for interrupt */
/* note: will enter sleep before any pending interrupt(s) */

#### **Interrupt Response Time**

The interrupt execution response for all the enabled AVR interrupts is four clock cycles minimum. After four clock cycles, the Program Vector address for the actual interrupt handling routine is executed. During this 4-clock cycle period, the Program Counter is pushed onto the Stack. The Vector is normally a jump to the interrupt routine, and this jump takes three clock cycles. If an interrupt occurs during execution of a multi-cycle instruction, this instruction is completed before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interrupt execution response time is increased by four clock cycles. This increase comes in addition to the start-up time from the selected sleep mode.

A return from an interrupt handling routine takes four clock cycles. During these four clock cycles, the Program Counter (2 bytes) is popped back from the Stack, the Stack Pointer is incremented by 2, and the I-bit in SREG is set.

### ATmega8(L)

#### AVR ATmega8 Memories

In-System Reprogrammable Flash Program Memory This section describes the different memories in the ATmega8. The AVR architecture has two main memory spaces, the Data memory and the Program Memory space. In addition, the ATmega8 features an EEPROM Memory for data storage. All three memory spaces are linear and regular.


The ATmega8 contains 8K bytes On-chip In-System Reprogrammable Flash memory for program storage. Since all AVR instructions are 16- or 32-bits wide, the Flash is organized as 4K x 16 bits. For software security, the Flash Program memory space is divided into two sections, Boot Program section and Application Program section.

The Flash memory has an endurance of at least 10,000 write/erase cycles. The ATmega8 Program Counter (PC) is 12 bits wide, thus addressing the 4K Program memory locations. The operation of Boot Program section and associated Boot Lock Bits for software protection are described in detail in "Boot Loader Support – Read-While-Write Self-Programming" on page 206. "Memory Programming" on page 219 contains a detailed description on Flash Programming in SPI- or Parallel Programming mode.

Constant tables can be allocated within the entire Program memory address space (see the LPM – Load Program memory instruction description).

Timing diagrams for instruction fetch and execution are presented in "Instruction Execution Timing" on page 12.

Figure 7. Program Memory Map







#### SRAM Data Memory

Figure 8 shows how the ATmega8 SRAM Memory is organized.

The lower 1120 Data memory locations address the Register File, the I/O Memory, and the internal data SRAM. The first 96 locations address the Register File and I/O Memory, and the next 1024 locations address the internal data SRAM.

The five different addressing modes for the Data memory cover: Direct, Indirect with Displacement, Indirect, Indirect with Pre-decrement, and Indirect with Post-increment. In the Register File, registers R26 to R31 feature the indirect addressing pointer registers.

The direct addressing reaches the entire data space.

The Indirect with Displacement mode reaches 63 address locations from the base address given by the Y- or Z-register.

When using register indirect addressing modes with automatic pre-decrement and postincrement, the address registers X, Y and Z are decremented or incremented.

The 32 general purpose working registers, 64 I/O Registers, and the 1024 bytes of internal data SRAM in the ATmega8 are all accessible through all these addressing modes. The Register File is described in "General Purpose Register File" on page 10.

#### **Register File** Data Address Space R0 \$0000 \$0001 R1 \$0002 R2 ... ... R29 \$001D R30 \$001E R31 \$001F I/O Registers \$00 \$0020 \$01 \$0021 \$02 \$0022 ... ... \$3D \$005D \$3E \$005E \$3F \$005F Internal SRAM \$0060 \$0061 ... \$045E


#### Figure 8. Data Memory Map

\$045F

#### Data Memory Access Times

This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two  $clk_{CPU}$  cycles as described in Figure 9.





**EEPROM Data Memory** The ATmega8 contains 512 bytes of data EEPROM memory. It is organized as a separate data space, in which single bytes can be read and written. The EEPROM has an endurance of at least 100,000 write/erase cycles. The access between the EEPROM and the CPU is described bellow, specifying the EEPROM Address Registers, the EEPROM Data Register, and the EEPROM Control Register.

"Memory Programming" on page 219 contains a detailed description on EEPROM Programming in SPI- or Parallel Programming mode.

**EEPROM Read/Write Access** The EEPROM Access Registers are accessible in the I/O space.

The write access time for the EEPROM is given in Table 1 on page 19. A self-timing function, however, lets the user software detect when the next byte can be written. If the user code contains instructions that write the EEPROM, some precautions must be taken. In heavily filtered power supplies,  $V_{CC}$  is likely to rise or fall slowly on Power-up/down. This causes the device for some period of time to run at a voltage lower than specified as minimum for the clock frequency used. See "Preventing EEPROM Corruption" on page 21. for details on how to avoid problems in these situations.

In order to prevent unintentional EEPROM writes, a specific write procedure must be followed. Refer to the description of the EEPROM Control Register for details on this.

When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next instruction is executed.





#### The EEPROM Address Register – EEARH and EEARL

Bit	15	14	13	12	11	10	9	8	
	-	-	-	-	-	-	-	EEAR8	EEARH
	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	EEARL
	7	6	5	4	3	2	1	0	1
Read/Write	R	R	R	R	R	R	R	R/W	
	R/W								
Initial Value	0	0	0	0	0	0	0	Х	
	Х	Х	Х	Х	Х	Х	Х	Х	

#### • Bits 15..9 - Res: Reserved Bits

These bits are reserved bits in the ATmega8 and will always read as zero.

#### • Bits 8..0 – EEAR8..0: EEPROM Address

The EEPROM Address Registers – EEARH and EEARL – specify the EEPROM address in the 512 bytes EEPROM space. The EEPROM data bytes are addressed linearly between 0 and 511. The initial value of EEAR is undefined. A proper value must be written before the EEPROM may be accessed.

### The EEPROM Data Register – EEDR

Bit 7 6 5 4 3 2 1 0 MSB LSB EEDR Read/Write R/W R/W R/W R/W R/W R/W R/W R/W Initial Value 0 0 0 0 0 0 0 0

#### • Bits 7..0 – EEDR7..0: EEPROM Data

For the EEPROM write operation, the EEDR Register contains the data to be written to the EEPROM in the address given by the EEAR Register. For the EEPROM read operation, the EEDR contains the data read out from the EEPROM at the address given by EEAR.

#### The EEPROM Control Register – EECR

Bit	7	6	5	4	3	2	1	0	_
	-	-	-	-	EERIE	EEMWE	EEWE	EERE	EECR
Read/Write	R	R	R	R	R/W	R/W	R/W	R/W	-
Initial Value	0	0	0	0	0	0	Х	0	

#### • Bits 7..4 - Res: Reserved Bits

These bits are reserved bits in the ATmega8 and will always read as zero.

#### • Bit 3 – EERIE: EEPROM Ready Interrupt Enable

Writing EERIE to one enables the EEPROM Ready Interrupt if the I bit in SREG is set. Writing EERIE to zero disables the interrupt. The EEPROM Ready interrupt generates a constant interrupt when EEWE is cleared.

#### • Bit 2 – EEMWE: EEPROM Master Write Enable

The EEMWE bit determines whether setting EEWE to one causes the EEPROM to be written. When EEMWE is set, setting EEWE within four clock cycles will write data to the EEPROM at the selected address If EEMWE is zero, setting EEWE will have no effect. When EEMWE has been written to one by software, hardware clears the bit to zero after four clock cycles. See the description of the EEWE bit for an EEPROM write procedure.

#### • Bit 1 – EEWE: EEPROM Write Enable

The EEPROM Write Enable Signal EEWE is the write strobe to the EEPROM. When address and data are correctly set up, the EEWE bit must be written to one to write the

### ATmega8(L)

value into the EEPROM. The EEMWE bit must be written to one before a logical one is written to EEWE, otherwise no EEPROM write takes place. The following procedure should be followed when writing the EEPROM (the order of steps 3 and 4 is not essential):

- 1. Wait until EEWE becomes zero.
- 2. Wait until SPMEN in SPMCR becomes zero.
- 3. Write new EEPROM address to EEAR (optional).
- 4. Write new EEPROM data to EEDR (optional).
- 5. Write a logical one to the EEMWE bit while writing a zero to EEWE in EECR.
- 6. Within four clock cycles after setting EEMWE, write a logical one to EEWE.

The EEPROM can not be programmed during a CPU write to the Flash memory. The software must check that the Flash programming is completed before initiating a new EEPROM write. Step 2 is only relevant if the software contains a boot loader allowing the CPU to program the Flash. If the Flash is never being updated by the CPU, step 2 can be omitted. See "Boot Loader Support – Read-While-Write Self-Programming" on page 206 for details about boot programming.

Caution: An interrupt between step 5 and step 6 will make the write cycle fail, since the EEPROM Master Write Enable will time-out. If an interrupt routine accessing the EEPROM is interrupting another EEPROM access, the EEAR or EEDR Register will be modified, causing the interrupted EEPROM access to fail. It is recommended to have the Global Interrupt Flag cleared during all the steps to avoid these problems.

When the write access time has elapsed, the EEWE bit is cleared by hardware. The user software can poll this bit and wait for a zero before writing the next byte. When EEWE has been set, the CPU is halted for two cycles before the next instruction is executed.

#### • Bit 0 – EERE: EEPROM Read Enable

The EEPROM Read Enable Signal EERE is the read strobe to the EEPROM. When the correct address is set up in the EEAR Register, the EERE bit must be written to a logic one to trigger the EEPROM read. The EEPROM read access takes one instruction, and the requested data is available immediately. When the EEPROM is read, the CPU is halted for four cycles before the next instruction is executed.

The user should poll the EEWE bit before starting the read operation. If a write operation is in progress, it is neither possible to read the EEPROM, nor to change the EEAR Register.

The calibrated Oscillator is used to time the EEPROM accesses. Table 1 lists the typical programming time for EEPROM access from the CPU.

	Table 1.	EEPROM	Programming	Time
--	----------	--------	-------------	------

Symbol	Number of Calibrated RC Oscillator Cycles <sup>(1)</sup>	Typ Programming Time
EEPROM Write (from CPU)	8448	8.5 ms

Note: 1. Uses 1 MHz clock, independent of CKSEL Fuse settings.





The following code examples show one assembly and one C function for writing to the EEPROM. The examples assume that interrupts are controlled (for example by disabling interrupts globally) so that no interrupts will occur during execution of these functions. The examples also assume that no Flash boot loader is present in the software. If such code is present, the EEPROM write function must also wait for any ongoing SPM command to finish.

```
Assembly Code Example
```

```
EEPROM_write:
    ; Wait for completion of previous write
    sbic EECR,EEWE
    rjmp EEPROM_write
    ; Set up address (r18:r17) in address register
    out EEARH, r18
    out EEARL, r17
    ; Write data (r16) to data register
    out EEDR,r16
    ; Write logical one to EEMWE
    sbi EECR,EEMWE
    ; Start eeprom write by setting EEWE
    sbi EECR,EEWE
    ret
```

#### C Code Example

void EEPROM\_write(unsigned int uiAddress, unsigned char ucData)

```
{
    /* Wait for completion of previous write */
while(EECR & (1<<EEWE))
    ;
    /* Set up address and data registers */
    EEAR = uiAddress;
    EEDR = ucData;
    /* Write logical one to EEMWE */
    EECR |= (1<<EEMWE);
    /* Start eeprom write by setting EEWE */
    EECR |= (1<<EEWE);
}
</pre>
```

The next code examples show assembly and C functions for reading the EEPROM. The examples assume that interrupts are controlled so that no interrupts will occur during execution of these functions.

```
Assembly Code Example
```

```
; Wait for completion of previous write
sbic EECR,EEWE
rjmp EEPROM_read
; Set up address (r18:r17) in address register
out EEARH, r18
out EEARL, r17
; Start eeprom read by writing EERE
sbi EECR,EERE
; Read data from data register
in r16,EEDR
ret
```

#### C Code Example

;

}

unsigned char EEPROM\_read(unsigned int uiAddress)
{
 /\* Wait for completion of previous write \*/
 while(EECR & (1<<EEWE))</pre>

```
EEPROM Write during Power-
down Sleep Mode
When entering Power-down sleep mode while an EEPROM write operation is active, the
EEPROM write operation will continue, and will complete before the Write Access time
has passed. However, when the write operation is completed, the Oscillator continues
running, and as a consequence, the device does not enter Power-down entirely. It is
therefore recommended to verify that the EEPROM write operation is completed before
entering Power-down.
```

/\* Set up address register \*/

/\* Start eeprom read by writing EERE \*/

/\* Return data from data register \*/

EEAR = uiAddress;

EECR  $\mid$  = (1<<ERE);

return EEDR;

Preventing EEPROMDuring periods of low V<sub>CC,</sub> the EEPROM data can be corrupted because the supply voltage is too low for the CPU and the EEPROM to operate properly. These issues are the same as for board level systems using EEPROM, and the same design solutions should be applied.

An EEPROM data corruption can be caused by two situations when the voltage is too low. First, a regular write sequence to the EEPROM requires a minimum voltage to operate correctly. Second, the CPU itself can execute instructions incorrectly, if the supply voltage is too low.

EEPROM data corruption can easily be avoided by following this design recommendation:





Keep the AVR RESET active (low) during periods of insufficient power supply voltage. This can be done by enabling the internal Brown-out Detector (BOD). If the detection level of the internal BOD does not match the needed detection level, an external low  $V_{CC}$  Reset Protection circuit can be used. If a reset occurs while a write operation is in progress, the write operation will be completed provided that the power supply voltage is sufficient.

**I/O Memory** 

The I/O space definition of the ATmega8 is shown in "" on page 282.

All ATmega8 I/Os and peripherals are placed in the I/O space. The I/O locations are accessed by the IN and OUT instructions, transferring data between the 32 general purpose working registers and the I/O space. I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions. Refer to the instruction set section for more details. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses.

For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.


Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.


The I/O and Peripherals Control Registers are explained in later sections.

### System Clock and Clock Options

#### Clock Systems and their Distribution

Figure 10 presents the principal clock systems in the AVR and their distribution. All of the clocks need not be active at a given time. In order to reduce power consumption, the clocks to modules not being used can be halted by using different sleep modes, as described in "Power Management and Sleep Modes" on page 31. The clock systems are detailed Figure 10.





CPU Clock – clk<sub>CPU</sub>The CPU clock is routed to parts of the system concerned with operation of the AVR<br/>core. Examples of such modules are the General Purpose Register File, the Status Reg-<br/>ister and the Data memory holding the Stack Pointer. Halting the CPU clock inhibits the<br/>core from performing general operations and calculations.I/O Clock – clk<sub>I/O</sub>The I/O clock is used by the majority of the I/O modules, like Timer/Counters, SPI, and<br/>USART. The I/O clock is also used by the External Interrupt module, but note that some<br/>external interrupts are detected by asynchronous logic, allowing such interrupts to be<br/>detected even if the I/O clock is halted. Also note that address recognition in the TWI<br/>module is carried out asynchronously when clk<sub>I/O</sub> is halted, enabling TWI address recep-

### **Flash Clock – clk**<sub>FLASH</sub> The Flash clock controls operation of the Flash interface. The Flash clock is usually active simultaneously with the CPU clock.



tion in all sleep modes.



Asynchronous Timer Clock – clk<sub>ASY</sub> The Asynchronous Timer clock allows the Asynchronous Timer/Counter to be clocked directly from an external 32 kHz clock crystal. The dedicated clock domain allows using this Timer/Counter as a real-time counter even when the device is in sleep mode. The Asynchronous Timer/Counter uses the same XTAL pins as the CPU main clock but requires a CPU main clock frequency of more than four times the Oscillator frequency. Thus, asynchronous operation is only available while the chip is clocked on the Internal Oscillator.

ADC Clock – clk<sub>ADC</sub> The ADC is provided with a dedicated clock domain. This allows halting the CPU and I/O clocks in order to reduce noise generated by digital circuitry. This gives more accurate ADC conversion results.

**Clock Sources** The device has the following clock source options, selectable by Flash Fuse Bits as shown below. The clock from the selected source is input to the AVR clock generator, and routed to the appropriate modules.

 Table 2. Device Clocking Options Select<sup>(1)</sup>

Device Clocking Option	CKSEL30
External Crystal/Ceramic Resonator 1111 - 1010	
External Low-frequency Crystal	1001
External RC Oscillator	1000 - 0101
Calibrated Internal RC Oscillator	0100 - 0001
External Clock	0000

Note: 1. For all fuses "1" means unprogrammed while "0" means programmed.

The various choices for each clocking option is given in the following sections. When the CPU wakes up from Power-down or Power-save, the selected clock source is used to time the start-up, ensuring stable Oscillator operation before instruction execution starts. When the CPU starts from reset, there is as an additional delay allowing the power to reach a stable level before commencing normal operation. The Watchdog Oscillator is used for timing this real-time part of the start-up time. The number of WDT Oscillator cycles used for each time-out is shown in Table 3. The frequency of the Watchdog Oscillator is voltage dependent as shown in "ATmega8 Typical Characteristics". The device is shipped with CKSEL = "0001" and SUT = "10" (1 MHz Internal RC Oscillator, slowly rising power).


Table 3.	Number of Watchdog Oscillator Cycles
----------	--------------------------------------


Typical Time-out (V <sub>CC</sub> = 5.0V)	Typical Time-out (V <sub>CC</sub> = 3.0V)	Number of Cycles
4.1 ms	4.3 ms	4K (4,096)
65 ms	69 ms	64K (65,536)

#### **Crystal Oscillator**

XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an On-chip Oscillator, as shown in Figure 11. Either a quartz crystal or a ceramic resonator may be used. The CKOPT Fuse selects between two different Oscillator amplifier modes. When CKOPT is programmed, the Oscillator output will oscillate a full rail-to-rail swing on the output. This mode is suitable when operating in a very noisy environment or when the output from XTAL2 drives a second clock buffer. This mode has a wide frequency range. When CKOPT is unprogrammed, the Oscillator has a smaller output swing. This reduces power consumption considerably. This mode has a limited frequency range and it cannot be used to drive other clock buffers.

For resonators, the maximum frequency is 8 MHz with CKOPT unprogrammed and 16 MHz with CKOPT programmed. C1 and C2 should always be equal for both crystals and resonators. The optimal value of the capacitors depends on the crystal or resonator in use, the amount of stray capacitance, and the electromagnetic noise of the environment. Some initial guidelines for choosing capacitors for use with crystals are given in Table 4. For ceramic resonators, the capacitor values given by the manufacturer should be used.





The Oscillator can operate in three different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3..1 as shown in Table 4.

Table 4.	Crystal	Oscillator	Operating	Modes
----------	---------	------------	-----------	-------

СКОРТ	CKSEL31	Frequency Range(MHz)	Recommended Range for Capacitors C1 and C2 for Use with Crystals (pF)
1	101 <sup>(1)</sup>	0.4 - 0.9	-
1	110	0.9 - 3.0	12 - 22
1	111	3.0 - 8.0	12 - 22
0	101, 110, 111	1.0 ≤	12 - 22

Note: 1. This option should not be used with crystals, only with ceramic resonators.

The CKSEL0 Fuse together with the SUT1..0 Fuses select the start-up times as shown in Table 5.





CKSEL0	SUT10	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage
0	00	258 CK <sup>(1)</sup>	4.1 ms	Ceramic resonator, fast rising power
0	01	258 CK <sup>(1)</sup>	65 ms	Ceramic resonator, slowly rising power
0	10	1K CK <sup>(2)</sup>	_	Ceramic resonator, BOD enabled
0	11	1K CK <sup>(2)</sup>	4.1 ms	Ceramic resonator, fast rising power
1	00	1K CK <sup>(2)</sup>	65 ms	Ceramic resonator, slowly rising power
1	01	16K CK	_	Crystal Oscillator, BOD enabled
1	10	16K CK	4.1 ms	Crystal Oscillator, fast rising power
1	11	16K CK	65 ms	Crystal Oscillator, slowly rising power

Table 5.	Start-up	Times for	the Crysta	I Oscillator	Clock Selection
----------	----------	-----------	------------	--------------	-----------------

Notes: 1. These options should only be used when not operating close to the maximum frequency of the device, and only if frequency stability at start-up is not important for the application. These options are not suitable for crystals.

2. These options are intended for use with ceramic resonators and will ensure frequency stability at start-up. They can also be used with crystals when not operating close to the maximum frequency of the device, and if frequency stability at start-up is not important for the application.

### Low-frequency Crystal Oscillator

To use a 32.768 kHz watch crystal as the clock source for the device, the Low-frequency Crystal Oscillator must be selected by setting the CKSEL Fuses to "1001". The crystal should be connected as shown in Figure 11. By programming the CKOPT Fuse, the user can enable internal capacitors on XTAL1 and XTAL2, thereby removing the need for external capacitors. The internal capacitors have a nominal value of 36 pF.

When this Oscillator is selected, start-up times are determined by the SUT Fuses as shown in Table 6.

SUT10	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage
00	1K CK <sup>(1)</sup>	4.1 ms	Fast rising power or BOD enabled
01	1K CK <sup>(1)</sup>	65 ms	Slowly rising power
10	32K CK	65 ms	Stable frequency at start-up
11	Reserved		


Table 6. Start-up Times for the Low-frequency Crystal Oscillator Clock Selection

Note: 1. These options should only be used if frequency stability at start-up is not important for the application.

#### **External RC Oscillator**

For timing insensitive applications, the external RC configuration shown in Figure 12 can be used. The frequency is roughly estimated by the equation f = 1/(3RC). C should be at least 22 pF. By programming the CKOPT Fuse, the user can enable an internal 36 pF capacitor between XTAL1 and GND, thereby removing the need for an external capacitor. For more information on Oscillator operation and details on how to choose R and C, refer to the External RC Oscillator application note.

Figure 12. External RC Configuration



The Oscillator can operate in four different modes, each optimized for a specific frequency range. The operating mode is selected by the fuses CKSEL3..0 as shown in Table 7.

Table 7. External RC Oscillator Operating Modes

CKSEL30	Frequency Range (MHz)
0101	≤ 0.9
0110	0.9 - 3.0
0111	3.0 - 8.0
1000	8.0 - 12.0

When this Oscillator is selected, start-up times are determined by the SUT Fuses as shown in Table 8.

SUT10	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage
00	18 CK	_	BOD enabled
01	18 CK	4.1 ms	Fast rising power
10	18 CK	65 ms	Slowly rising power
11	6 CK <sup>(1)</sup>	4.1 ms	Fast rising power or BOD enabled

 Table 8.
 Start-up Times for the External RC Oscillator Clock Selection

Note: 1. This option should not be used when operating close to the maximum frequency of the device.





### Calibrated Internal RC Oscillator

The calibrated internal RC Oscillator provides a fixed 1.0, 2.0, 4.0, or 8.0 MHz clock. All frequencies are nominal values at 5V and 25°C. This clock may be selected as the system clock by programming the CKSEL Fuses as shown in Table 9. If selected, it will operate with no external components. The CKOPT Fuse should always be unprogrammed when using this clock option. During reset, hardware loads the calibration byte into the OSCCAL Register and thereby automatically calibrates the RC Oscillator. At 5V, 25°C and 1.0 MHz Oscillator frequency selected, this calibration gives a frequency within  $\pm$  3% of the nominal frequency. Using run-time calibration methods as described in application notes available at www.atmel.com/avr it is possible to achieve  $\pm$  1% accuracy at any given V<sub>CC</sub> and Temperature. When this Oscillator is used as the chip clock, the Watchdog Oscillator will still be used for the Watchdog Timer and for the Reset Time-out. For more information on the pre-programmed calibration value, see the section "Calibration Byte" on page 221.

Table 9.	Internal Calibrated RC Oscillator Operating Modes
----------	---

CKSEL30	Nominal Frequency (MHz)
0001 <sup>(1)</sup>	1.0
0010	2.0
0011	4.0
0100	8.0

Note: 1. The device is shipped with this option selected.


When this Oscillator is selected, start-up times are determined by the SUT Fuses as shown in Table 10. PB6 (XTAL1/TOSC1) and PB7(XTAL2/TOSC2) can be used as either general I/O pins or Timer Oscillator pins..

SUT10	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage
00	6 CK	_	BOD enabled
01	6 CK	4.1 ms	Fast rising power
10 <sup>(1)</sup>	6 CK	65 ms	Slowly rising power
11		Reserved	

Note: 1. The device is shipped with this option selected.

### ATmega8(L)

Oscillator Calibration Register – OSCCAL



#### • Bits 7..0 - CAL7..0: Oscillator Calibration Value

Writing the calibration byte to this address will trim the Internal Oscillator to remove process variations from the Oscillator frequency. During Reset, the 1 MHz calibration value which is located in the signature row High byte (address 0x00) is automatically loaded into the OSCCAL Register. If the internal RC is used at other frequencies, the calibration values must be loaded manually. This can be done by first reading the signature row by a programmer, and then store the calibration values in the Flash or EEPROM. Then the value can be read by software and loaded into the OSCCAL Register. When OSCCAL is zero, the lowest available frequency is chosen. Writing non-zero values to this register will increase the frequency of the Internal Oscillator. Writing 0xFF to the register gives the highest available frequency. The calibrated Oscillator is used to time EEPROM and Flash access. If EEPROM or Flash is written, do not calibrate to more than 10% above the nominal frequency. Otherwise, the EEPROM or Flash write may fail. Note that the Oscillator is intended for calibration to 1.0, 2.0, 4.0, or 8.0 MHz. Tuning to other values is not guaranteed, as indicated in Table 11.

OSCCAL Value	Min Frequency in Percentage of Nominal Frequency (%)	Max Frequency in Percentage of Nominal Frequency (%)
0x00	50	100
0x7F	75	150
0xFF	100	200

 Table 11. Internal RC Oscillator Frequency Range






#### **External Clock**

To drive the device from an external clock source, XTAL1 should be driven as shown in Figure 13. To run the device on an external clock, the CKSEL Fuses must be programmed to "0000". By programming the CKOPT Fuse, the user can enable an internal 36 pF capacitor between XTAL1 and GND.

Figure 13. External Clock Drive Configuration



When this clock source is selected, start-up times are determined by the SUT Fuses as shown in Table 12.

Table 12.	Start-up	Times	for the	External	Clock	Selection
	Otart ap	111100		Exconner	0.001	0010011011

SUT10	Start-up Time from Power-down and Power-save	Additional Delay from Reset (V <sub>CC</sub> = 5.0V)	Recommended Usage
00	6 CK	_	BOD enabled
01	6 CK	4.1 ms	Fast rising power
10	6 CK	65 ms	Slowly rising power
11		Reserved	

When applying an external clock, it is required to avoid sudden changes in the applied clock frequency to ensure stable operation of the MCU. A variation in frequency of more than 2% from one clock cycle to the next can lead to unpredictable behavior. It is required to ensure that the MCU is kept in Reset during such changes in the clock frequency.

# **Timer/Counter Oscillator** For AVR microcontrollers with Timer/Counter Oscillator pins (TOSC1 and TOSC2), the crystal is connected directly between the pins. By programming the CKOPT Fuse, the user can enable internal capacitors on XTAL1 and XTAL2, thereby removing the need for external capacitors. The Oscillator is optimized for use with a 32.768 kHz watch crystal. Applying an external clock source to TOSC1 is not recommended.

#### Power Management and Sleep Modes

Sleep modes enable the application to shut down unused modules in the MCU, thereby saving power. The AVR provides various sleep modes allowing the user to tailor the power consumption to the application's requirements.

To enter any of the five sleep modes, the SE bit in MCUCR must be written to logic one and a SLEEP instruction must be executed. The SM2, SM1, and SM0 bits in the MCUCR Register select which sleep mode (Idle, ADC Noise Reduction, Power-down, Power-save, or Standby) will be activated by the SLEEP instruction. See Table 13 for a summary. If an enabled interrupt occurs while the MCU is in a sleep mode, the MCU wakes up. The MCU is then halted for four cycles in addition to the start-up time, it executes the interrupt routine, and resumes execution from the instruction following SLEEP. The contents of the Register File and SRAM are unaltered when the device wakes up from sleep. If a reset occurs during sleep mode, the MCU wakes up and executes from the Reset Vector.

Note that the Extended Standby mode present in many other AVR MCUs has been removed in the ATmega8, as the TOSC and XTAL inputs share the same physical pins.

Figure 10 on page 23 presents the different clock systems in the ATmega8, and their distribution. The figure is helpful in selecting an appropriate sleep mode.

#### MCU Control Register – MCUCR

The MCU Control Register contains control bits for power management.

Bit	7	6	5	4	3	2	1	0	_
	SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00	MCUCR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – SE: Sleep Enable

The SE bit must be written to logic one to make the MCU enter the sleep mode when the SLEEP instruction is executed. To avoid the MCU entering the sleep mode unless it is the programmer's purpose, it is recommended to set the Sleep Enable (SE) bit just before the execution of the SLEEP instruction.

#### • Bits 6..4 – SM2..0: Sleep Mode Select Bits 2, 1, and 0

These bits select between the five available sleep modes as shown in Table 13.

SM2	SM1	SM0	Sleep Mode
0	0	0	Idle
0	0	1	ADC Noise Reduction
0	1	0	Power-down
0	1	1	Power-save
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Standby <sup>(1)</sup>

 Table 13.
 Sleep Mode Select

Note: 1. Standby mode is only available with external crystals or resonators.



Idle Mode	When the SM20 bits are written to 000, the SLEEP instruction makes the MCU enter Idle mode, stopping the CPU but allowing SPI, USART, Analog Comparator, ADC, Two-wire Serial Interface, Timer/Counters, Watchdog, and the interrupt system to continue operating. This sleep mode basically halts clk <sub>CPU</sub> and clk <sub>FLASH</sub> , while allowing the other clocks to run.
	Idle mode enables the MCU to wake up from external triggered interrupts as well as internal ones like the Timer Overflow and USART Transmit Complete interrupts. If wake-up from the Analog Comparator interrupt is not required, the Analog Comparator can be powered down by setting the ACD bit in the Analog Comparator Control and Status Register – ACSR. This will reduce power consumption in Idle mode. If the ADC is enabled, a conversion starts automatically when this mode is entered.
ADC Noise Reduction Mode	When the SM20 bits are written to 001, the SLEEP instruction makes the MCU enter ADC Noise Reduction mode, stopping the CPU but allowing the ADC, the external interrupts, the Two-wire Serial Interface address watch, Timer/Counter2 and the Watchdog to continue operating (if enabled). This sleep mode basically halts $clk_{I/O}$ , $clk_{CPU}$ , and $clk_{FLASH}$ , while allowing the other clocks to run.
	This improves the noise environment for the ADC, enabling higher resolution measure- ments. If the ADC is enabled, a conversion starts automatically when this mode is entered. Apart form the ADC Conversion Complete interrupt, only an External Reset, a Watchdog Reset, a Brown-out Reset, a Two-wire Serial Interface address match inter- rupt, a Timer/Counter2 interrupt, an SPM/EEPROM ready interrupt, or an external level interrupt on INT0 or INT1, can wake up the MCU from ADC Noise Reduction mode.
Power-down Mode	When the SM20 bits are written to 010, the SLEEP instruction makes the MCU enter Power-down mode. In this mode, the External Oscillator is stopped, while the external interrupts, the Two-wire Serial Interface address watch, and the Watchdog continue operating (if enabled). Only an External Reset, a Watchdog Reset, a Brown-out Reset, a Two-wire Serial Interface address match interrupt, or an external level interrupt on INT0 or INT1, can wake up the MCU. This sleep mode basically halts all generated clocks, allowing operation of asynchronous modules only.
	Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held for some time to wake up the MCU. Refer to "External Inter- rupts" on page 64 for details.
	When waking up from Power-down mode, there is a delay from the wake-up condition occurs until the wake-up becomes effective. This allows the clock to restart and become stable after having been stopped. The wake-up period is defined by the same CKSEL Fuses that define the Reset Time-out period, as described in "Clock Sources" on page 24.
Power-save Mode	<ul> <li>When the SM20 bits are written to 011, the SLEEP instruction makes the MCU enter Power-save mode. This mode is identical to Power-down, with one exception:</li> <li>If Timer/Counter2 is clocked asynchronously, i.e. the AS2 bit in ASSR is set, Timer/Counter2 will run during sleep. The device can wake up from either Timer Overflow or Output Compare event from Timer/Counter2 if the corresponding Timer/Counter2 interrupt enable bits are set in TIMSK, and the global interrupt enable bit in SREG is set.</li> <li>If the asynchronous timer is NOT clocked asynchronously, Power-down mode is recommended instead of Power-save mode because the contents of the registers in the</li> </ul>

asynchronous timer should be considered undefined after wake-up in Power-save mode if AS2 is 0.

This sleep mode basically halts all clocks except  $clk_{ASY}$ , allowing operation only of asynchronous modules, including Timer/Counter 2 if clocked asynchronously.

## Standby Mode When the SM2..0 bits are 110 and an external crystal/resonator clock option is selected, the SLEEP instruction makes the MCU enter Standby mode. This mode is identical to Power-down with the exception that the Oscillator is kept running. From Standby mode, the device wakes up in 6 clock cycles.

	Active Clock Domains			Oscillators		Wake-up Sources							
Sleep Mode	clk <sub>CPU</sub>	clk <sub>FLASH</sub>	clk <sub>i0</sub>	clk <sub>ADC</sub>	clk <sub>ASY</sub>	Main Clock Source Enabled	Timer Osc. Enabled	INT1 INT0	TWI Address Match	Timer 2	SPM/ EEPROM Ready	ADC	Other I/O
Idle			Х	Х	Х	Х	X <sup>(2)</sup>	Х	Х	Х	Х	Х	Х
ADC Noise Reduction				х	х	х	X <sup>(2)</sup>	X <sup>(3)</sup>	х	х	х	Х	
Power Down								X <sup>(3)</sup>	х				
Power Save					X <sup>(2)</sup>		X <sup>(2)</sup>	X <sup>(3)</sup>	х	X <sup>(2)</sup>			
Standby <sup>(1)</sup>						Х		X <sup>(3)</sup>	х				

Notes: 1. External Crystal or resonator selected as clock source.

2. If AS2 bit in ASSR is set.

3. Only level interrupt INT1 and INT0.

#### Minimizing Power Consumption

There are several issues to consider when trying to minimize the power consumption in an AVR controlled system. In general, sleep modes should be used as much as possible, and the sleep mode should be selected so that as few as possible of the device's functions are operating. All functions not needed should be disabled. In particular, the following modules may need special consideration when trying to achieve the lowest possible power consumption.

Analog-to-Digital Converter<br/>(ADC)If enabled, the ADC will be enabled in all sleep modes. To save power, the ADC should<br/>be disabled before entering any sleep mode. When the ADC is turned off and on again,<br/>the next conversion will be an extended conversion. Refer to "Analog-to-Digital Con-<br/>verter" on page 193 for details on ADC operation.

Analog Comparator When entering Idle mode, the Analog Comparator should be disabled if not used. When entering ADC Noise Reduction mode, the Analog Comparator should be disabled. In the other sleep modes, the Analog Comparator is automatically disabled. However, if the Analog Comparator should be disabled in all sleep modes. Otherwise, the Internal Voltage Reference will be enabled, independent of sleep mode. Refer to "Analog Comparator" on page 190 for details on how to configure the Analog Comparator.



A	MEL
	R

Brown-out Detector	If the Brown-out Detector is not needed in the application, this module should be turned off. If the Brown-out Detector is enabled by the BODEN Fuse, it will be enabled in all sleep modes, and hence, always consume power. In the deeper sleep modes, this will contribute significantly to the total current consumption. Refer to "Brown-out Detection" on page 38 for details on how to configure the Brown-out Detector.
	on page 38 for details on how to configure the Brown-out Detector.

Internal Voltage Reference The Internal Voltage Reference will be enabled when needed by the Brown-out Detector, the Analog Comparator or the ADC. If these modules are disabled as described in the sections above, the internal voltage reference will be disabled and it will not be consuming power. When turned on again, the user must allow the reference to start up before the output is used. If the reference is kept on in sleep mode, the output can be used immediately. Refer to "Internal Voltage Reference" on page 40 for details on the start-up time.

Watchdog TimerIf the Watchdog Timer is not needed in the application, this module should be turned off.<br/>If the Watchdog Timer is enabled, it will be enabled in all sleep modes, and hence,<br/>always consume power. In the deeper sleep modes, this will contribute significantly to<br/>the total current consumption. Refer to "Watchdog Timer" on page 41 for details on how<br/>to configure the Watchdog Timer.

Port PinsWhen entering a sleep mode, all port pins should be configured to use minimum power.<br/>The most important thing is then to ensure that no pins drive resistive loads. In sleep<br/>modes where the both the I/O clock ( $clk_{I/O}$ ) and the ADC clock ( $clk_{ADC}$ ) are stopped, the<br/>input buffers of the device will be disabled. This ensures that no power is consumed by<br/>the input logic when not needed. In some cases, the input logic is needed for detecting<br/>wake-up conditions, and it will then be enabled. Refer to the section "Digital Input<br/>Enable and Sleep Modes" on page 53 for details on which pins are enabled. If the input<br/>buffer is enabled and the input signal is left floating or have an analog signal level close<br/>to  $V_{CC}/2$ , the input buffer will use excessive power.

### System Control and Reset

Resetting the AVR	During Reset, all I/O Registers are set to their initial values, and the program starts exe- cution from the Reset Vector. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these loca- tions. This is also the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the boot section or vice versa. The circuit diagram in Figure 14 shows the Reset Logic. Table 15 defines the electrical parameters of the reset circuitry.				
	The I/O ports of the AVR are immediately reset to their initial state when a reset source goes active. This does not require any clock source to be running.				
	After all reset sources have gone inactive, a delay counter is invoked, stretching the internal reset. This allows the power to reach a stable level before normal operation starts. The time-out period of the delay counter is defined by the user through the CKSEL Fuses. The different selections for the delay period are presented in "Clock Sources" on page 24.				
Reset Sources	The ATmega8 has four sources of Reset:				
	<ul> <li>Power-on Reset. The MCU is reset when the supply voltage is below the Power-on Reset threshold (V<sub>POT</sub>).</li> <li>External Reset. The MCU is reset when a low level is present on the RESET pin for</li> </ul>				
	longer than the minimum pulse length.				
	<ul> <li>Watchdog Reset. The MCU is reset when the Watchdog Timer period expires and the Watchdog is enabled.</li> </ul>				

- Brown-out Reset. The MCU is reset when the supply voltage V<sub>CC</sub> is below the Brown-out Reset threshold (V<sub>BOT</sub>) and the Brown-out Detector is enabled.





Figure 14. Reset Logic




 Table 15.
 Reset Characteristics

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>POT</sub>	Power-on Reset Threshold Voltage (rising) <sup>(1)</sup>			1.4	2.3	V
	Power-on Reset Threshold Voltage (falling)			1.3	2.3	V
V <sub>RST</sub>	RESET Pin Threshold Voltage		0.1		0.9	V <sub>CC</sub>
t <sub>RST</sub>	Minimum pulse width on RESET Pin				1.5	μs
V <sub>BOT</sub>	Brown-out Reset Threshold Voltage <sup>(2)</sup>	BODLEVEL = 1	2.4	2.6	2.9	V
		BODLEVEL = 0	3.7	4.0	4.5	
t <sub>BOD</sub>	Minimum low voltage period for	BODLEVEL = 1		2		μs
	Brown-out Detection	BODLEVEL = 0		2		μs
V <sub>HYST</sub>	Brown-out Detector hysteresis			130		mV

Notes: 1. The Power-on Reset will not work unless the supply voltage has been below V<sub>POT</sub> (falling).

2.  $V_{BOT}$  may be below nominal minimum operating voltage for some devices. For devices where this is the case, the device is tested down to  $V_{CC} = V_{BOT}$  during the production test. This guarantees that a Brown-out Reset will occur before  $V_{CC}$  drops to a voltage where correct operation of the microcontroller is no longer guaranteed. The test is performed using BODLEVEL = 1 for ATmega8L and BODLEVEL = 0 for ATmega8. BODLEVEL = 1 is not applicable for ATmega8.

#### **Power-on Reset**

A Power-on Reset (POR) pulse is generated by an On-chip detection circuit. The detection level is defined in Table 15. The POR is activated whenever  $V_{CC}$  is below the detection level. The POR circuit can be used to trigger the Start-up Reset, as well as to detect a failure in supply voltage.

A Power-on Reset (POR) circuit ensures that the device is reset from Power-on. Reaching the Power-on Reset threshold voltage invokes the delay counter, which determines how long the device is kept in RESET after V<sub>CC</sub> rise. The RESET signal is activated again, without any delay, when V<sub>CC</sub> decreases below the detection level.





Figure 15. MCU Start-up, RESET Tied to V<sub>CC</sub>

## Figure 16. MCU Start-up, RESET Extended Externally








#### **External Reset**

An External Reset is generated by a low level on the RESET pin. Reset pulses longer than the minimum pulse width (see Table 15) will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset. When the applied signal reaches the Reset Threshold Voltage –  $V_{RST}$  on its positive edge, the delay counter starts the MCU after the time-out period  $t_{TOUT}$  has expired.






#### **Brown-out Detection**

ATmega8 has an On-chip Brown-out Detection (BOD) circuit for monitoring the V<sub>CC</sub> level during operation by comparing it to a fixed trigger level. The trigger level for the BOD can be selected by the fuse BODLEVEL to be 2.7V (BODLEVEL unprogrammed), or 4.0V (BODLEVEL programmed). The trigger level has a hysteresis to ensure spike free Brown-out Detection. The hysteresis on the detection level should be interpreted as  $V_{BOT+} = V_{BOT} + V_{HYST}/2$  and  $V_{BOT-} = V_{BOT} - V_{HYST}/2$ .

The BOD circuit can be enabled/disabled by the fuse BODEN. When the BOD is enabled (BODEN programmed), and  $V_{CC}$  decreases to a value below the trigger level ( $V_{BOT}$  in Figure 18), the Brown-out Reset is immediately activated. When  $V_{CC}$  increases above the trigger level ( $V_{BOT}$  in Figure 18), the delay counter starts the MCU after the time-out period  $t_{TOUT}$  has expired.

The BOD circuit will only detect a drop in  $V_{CC}$  if the voltage stays below the trigger level for longer than  $t_{BOD}$  given in Table 15.


#### Figure 18. Brown-out Reset During Operation



#### Watchdog Reset


When the Watchdog times out, it will generate a short reset pulse of 1 CK cycle duration. On the falling edge of this pulse, the delay timer starts counting the time-out period  $t_{TOUT}$ . Refer to page 41 for details on operation of the Watchdog Timer.

Figure 19. Watchdog Reset During Operation



#### MCU Control and Status Register – MCUCSR

The MCU Control and Status Register provides information on which reset source caused an MCU Reset.



#### • Bit 7..4 - Res: Reserved Bits

These bits are reserved bits in the ATmega8 and always read as zero.

#### • Bit 3 – WDRF: Watchdog Reset Flag

This bit is set if a Watchdog Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag.

#### • Bit 2 – BORF: Brown-out Reset Flag

This bit is set if a Brown-out Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag.

#### • Bit 1 – EXTRF: External Reset Flag

This bit is set if an External Reset occurs. The bit is reset by a Power-on Reset, or by writing a logic zero to the flag.

#### • Bit 0 – PORF: Power-on Reset Flag

This bit is set if a Power-on Reset occurs. The bit is reset only by writing a logic zero to the flag.

To make use of the Reset Flags to identify a reset condition, the user should read and then reset the MCUCSR as early as possible in the program. If the register is cleared before another reset occurs, the source of the reset can be found by examining the Reset Flags.



# AMEL

### Internal Voltage Reference

Voltage Reference Enable Signals and Start-up Time

ATmega8 features an internal bandgap reference. This reference is used for Brown-out Detection, and it can be used as an input to the Analog Comparator or the ADC. The 2.56V reference to the ADC is generated from the internal bandgap reference.

The voltage reference has a start-up time that may influence the way it should be used. The start-up time is given in Table 16. To save power, the reference is not always turned on. The reference is on during the following situations:

- 1. When the BOD is enabled (by programming the BODEN Fuse).
- 2. When the bandgap reference is connected to the Analog Comparator (by setting the ACBG bit in ACSR).
- 3. When the ADC is enabled.

Thus, when the BOD is not enabled, after setting the ACBG bit or enabling the ADC, the user must always allow the reference to start up before the output from the Analog Comparator or ADC is used. To reduce power consumption in Power-down mode, the user can avoid the three conditions above to ensure that the reference is turned off before entering Power-down mode.

Table 16. Internal Voltage Reference Character
--


Symbol	Parameter	Min	Тур	Max	Units
V <sub>BG</sub>	Bandgap reference voltage	1.15	1.23	1.35	V
t <sub>BG</sub>	Bandgap reference start-up time		40	70	μs
I <sub>BG</sub>	Bandgap reference current consumption		10		μA


# ATmega8(L)

## Watchdog Timer


The Watchdog Timer is clocked from a separate On-chip Oscillator which runs at 1 MHz. This is the typical value at  $V_{CC} = 5V$ . See characterization data for typical values at other  $V_{CC}$  levels. By controlling the Watchdog Timer prescaler, the Watchdog Reset interval can be adjusted as shown in Table 17 on page 42. The WDR – Watchdog Reset – instruction resets the Watchdog Timer. The Watchdog Timer is also reset when it is disabled and when a Chip Reset occurs. Eight different clock cycle periods can be selected to determine the reset period. If the reset period expires without another Watchdog Reset, the ATmega8 resets and executes from the Reset Vector. For timing details on the Watchdog Reset, refer to page 39.

To prevent unintentional disabling of the Watchdog, a special turn-off sequence must be followed when the Watchdog is disabled. Refer to the description of the Watchdog Timer Control Register for details.





#### Watchdog Timer Control Register – WDTCR



#### • Bits 7..5 - Res: Reserved Bits

These bits are reserved bits in the ATmega8 and will always read as zero.

#### • Bit 4 – WDCE: Watchdog Change Enable

This bit must be set when the WDE bit is written to logic zero. Otherwise, the Watchdog will not be disabled. Once written to one, hardware will clear this bit after four clock cycles. Refer to the description of the WDE bit for a Watchdog disable procedure. In Safety Level 1 and 2, this bit must also be set when changing the prescaler bits. See the Code Examples on page 43.





#### • Bit 3 – WDE: Watchdog Enable

When the WDE is written to logic one, the Watchdog Timer is enabled, and if the WDE is written to logic zero, the Watchdog Timer function is disabled. WDE can only be cleared if the WDCE bit has logic level one. To disable an enabled Watchdog Timer, the following procedure must be followed:

- 1. In the same operation, write a logic one to WDCE and WDE. A logic one must be written to WDE even though it is set to one before the disable operation starts.
- 2. Within the next four clock cycles, write a logic 0 to WDE. This disables the Watchdog.
- Bits 2..0 WDP2, WDP1, WDP0: Watchdog Timer Prescaler 2, 1, and 0

The WDP2, WDP1, and WDP0 bits determine the Watchdog Timer prescaling when the Watchdog Timer is enabled. The different prescaling values and their corresponding Timeout Periods are shown in Table 17.

WDP2	WDP1	WDP0	Number of WDT Oscillator Cycles	Typical Time-out at V <sub>CC</sub> = 3.0V	Typical Time-out at V <sub>CC</sub> = 5.0V
0	0	0	16K (16,384)	17.1 ms	16.3 ms
0	0	1	32K (32,768)	34.3 ms	32.5 ms
0	1	0	64K (65,536)	68.5 ms	65 ms
0	1	1	128K (131,072)	0.14 s	0.13 s
1	0	0	256K (262,144)	0.27 s	0.26 s
1	0	1	512K (524,288)	0.55 s	0.52 s
1	1	0	1,024K (1,048,576)	1.1 s	1.0 s
1	1	1	2,048K (2,097,152)	2.2 s	2.1 s

 Table 17.
 Watchdog Timer Prescale Select

The following code example shows one assembly and one C function for turning off the WDT. The example assumes that interrupts are controlled (for example, by disabling interrupts globally) so that no interrupts will occur during execution of these functions.

# ATmega8(L)

Timed Sequences for Changing the Configuration of the Watchdog Timer

The sequence for changing the Watchdog Timer configuration differs slightly between the safety levels. Separate procedures are described for each level.

Assembly Code Example

WDT_off: ; reset WDT
WDR
; Write logical one to WDCE and WDE
in r16, WDTCR
<b>ori</b> r16, (1< <wdce) (1<<wde)<="" td=""  =""></wdce)>
out WDTCR, r16
; Turn off WDT
<b>ldi</b> r16, (0< <wde)< td=""></wde)<>
out WDTCR, r16
ret

#### C Code Example

void WDT\_off(void)

```
{
   /* reset WDT */
   _WDR();
   /* Write logical one to WDCE and WDE */
   WDTCR |= (1<<WDCE) | (1<<WDE);
   /* Turn off WDT */
   WDTCR = 0x00;
}</pre>
```

Safety Level 1 (WDTON Fuse Unprogrammed)

In this mode, the Watchdog Timer is initially disabled, but can be enabled by writing the WDE bit to 1 without any restriction. A timed sequence is needed when changing the Watchdog Time-out period or disabling an enabled Watchdog Timer. To disable an enabled Watchdog Timer and/or changing the Watchdog Time-out, the following procedure must be followed:

- 1. In the same operation, write a logic one to WDCE and WDE. A logic one must be written to WDE regardless of the previous value of the WDE bit.
- 2. Within the next four clock cycles, in the same operation, write the WDE and WDP bits as desired, but with the WDCE bit cleared.

**Safety Level 2 (WDTON Fuse Programmed)**In this mode, the Watchdog Timer is always enabled, and the WDE bit will always read as one. A timed sequence is needed when changing the Watchdog Time-out period. To change the Watchdog Time-out, the following procedure must be followed:

1. In the same operation, write a logical one to WDCE and WDE. Even though the WDE always is set, the WDE must be written to one to start the timed sequence.

Within the next four clock cycles, in the same operation, write the WDP bits as desired, but with the WDCE bit cleared. The value written to the WDE bit is irrelevant.





## Interrupts

This section describes the specifics of the interrupt handling performed by the ATmega8. For a general explanation of the AVR interrupt handling, refer to "Reset and Interrupt Handling" on page 12.

# Interrupt Vectors in ATmega8

#### Table 18. Reset and Interrupt Vectors

Vector No.	Program Address <sup>(2)</sup>	Source	Interrupt Definition
1	0x000 <sup>(1)</sup>	RESET	External Pin, Power-on Reset, Brown-out Reset, and Watchdog Reset
2	0x001	INT0	External Interrupt Request 0
3	0x002	INT1	External Interrupt Request 1
4	0x003	TIMER2 COMP	Timer/Counter2 Compare Match
5	0x004	TIMER2 OVF	Timer/Counter2 Overflow
6	0x005	TIMER1 CAPT	Timer/Counter1 Capture Event
7	0x006	TIMER1 COMPA	Timer/Counter1 Compare Match A
8	0x007	TIMER1 COMPB	Timer/Counter1 Compare Match B
9	0x008	TIMER1 OVF	Timer/Counter1 Overflow
10	0x009	TIMER0 OVF	Timer/Counter0 Overflow
11	0x00A	SPI, STC	Serial Transfer Complete
12	0x00B	USART, RXC	USART, Rx Complete
13	0x00C	USART, UDRE	USART Data Register Empty
14	0x00D	USART, TXC	USART, Tx Complete
15	0x00E	ADC	ADC Conversion Complete
16	0x00F	EE_RDY	EEPROM Ready
17	0x010	ANA_COMP	Analog Comparator
18	0x011	TWI	Two-wire Serial Interface
19	0x012	SPM_RDY	Store Program Memory Ready

- Notes: 1. When the BOOTRST Fuse is programmed, the device will jump to the Boot Loader address at reset, see "Boot Loader Support Read-While-Write Self-Programming" on page 206.
  - 2. When the IVSEL bit in GICR is set, Interrupt Vectors will be moved to the start of the boot Flash section. The address of each Interrupt Vector will then be the address in this table added to the start address of the boot Flash section.

Table 19 shows reset and Interrupt Vectors placement for the various combinations of BOOTRST and IVSEL settings. If the program never enables an interrupt source, the Interrupt Vectors are not used, and regular program code can be placed at these locations. This is also the case if the Reset Vector is in the Application section while the Interrupt Vectors are in the boot section or vice versa.

BOOTRST <sup>(1)</sup>	IVSEL	Reset Address	Interrupt Vectors Start Address
1	0	0x000	0x001
1	1	0x000	Boot Reset Address + 0x001
0	0	Boot Reset Address	0x001
0	1	Boot Reset Address	Boot Reset Address + 0x001

 Table 19.
 Reset and Interrupt Vectors Placement

Note: 1. The Boot Reset Address is shown in Table 82 on page 217. For the BOOTRST Fuse "1" means unprogrammed while "0" means programmed.

The most typical and general program setup for the Reset and Interrupt Vector Addresses in ATmega8 is:

addressLabel	s Code		С	omments
\$000	rjmp	RESET	;	Reset Handler
\$001	rjmp	EXT_INT0	;	IRQ0 Handler
\$002	rjmp	EXT_INT1	;	IRQ1 Handler
\$003	rjmp	TIM2_COMP	;	Timer2 Compare Handler
\$004	rjmp	TIM2_OVF	;	Timer2 Overflow Handler
\$005	rjmp	TIM1_CAPT	;	Timer1 Capture Handler
\$006	rjmp	TIM1_COMPA	;	Timerl CompareA Handler
\$007	rjmp	TIM1_COMPB	;	Timer1 CompareB Handler
\$008	rjmp	TIM1_OVF	;	Timer1 Overflow Handler
\$009	rjmp	TIM0_OVF	;	Timer0 Overflow Handler
\$00a	rjmp	SPI_STC	;	SPI Transfer Complete Handler
\$00b	rjmp	USART_RXC	;	USART RX Complete Handler
\$00c	rjmp	USART_UDRE	;	UDR Empty Handler
\$00d	rjmp	USART_TXC	;	USART TX Complete Handler
\$00e	rjmp	ADC	;	ADC Conversion Complete Handler
\$00f	rjmp	EE_RDY	;	EEPROM Ready Handler
\$010	rjmp	ANA_COMP	;	Analog Comparator Handler
\$011 Handler	rjmp	TWSI	;	Two-wire Serial Interface
\$012 Handler	rjmp	SPM_RDY	;	Store Program Memory Ready
;				
\$013 RESET:	ldi	r16,high(	RA	MEND); Main program start
\$014	out	SPH,r16	;	Set Stack Pointer to top of RAM
\$015	ldi	r16,low(RAMEND	)	
\$016	out	SPL,r16		
\$017	sei		;	Enable interrupts
\$018	<instr< td=""><td>xxx &lt;</td><td></td><td></td></instr<>	xxx <		





When the BOOTRST Fuse is unprogrammed, the boot section size set to 2K bytes and the IVSEL bit in the GICR Register is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:

•				
AddressLabels	s Code			Comments
\$000	rjmp	RESET		; Reset handler
i				
\$001 RESET:	ldi	r16,high(RAME	ENI	); Main program start
\$002	out	SPH,r16		; Set Stack Pointer to top of RAM
\$003	ldi	r16,low(RAMEN	JD )	)
\$004	out	SPL,r16		
\$005	sei		;	Enable interrupts
\$006	<inst:< td=""><td>r&gt; xxx</td><td></td><td></td></inst:<>	r> xxx		
;				
.org \$c01				
\$c01	rjmp	EXT_INT0	;	IRQ0 Handler
\$c02	rjmp	EXT_INT1	;	IRQ1 Handler
		;		
\$c12	rjmp	SPM_RDY	;	Store Program Memory Ready
Handler				

When the BOOTRST Fuse is programmed and the boot section size set to 2K bytes, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:

AddressLabels	s Code		Comments
.org \$001			
\$001	rjmp	EXT_INT0	; IRQ0 Handler
\$002	rjmp	EXT_INT1	; IRQ1 Handler
			;
\$012	rjmp	SPM_RDY	; Store Program Memory Ready
Handler			
;			
.org \$c00 \$c00 ;	rjmp	RESET	; Reset handler
\$c01 RESET:	ldi	r16,high(RAME	CND); Main program start
\$c02	out	SPH,r16	; Set Stack Pointer to top of RAM
\$c03	ldi	r16,low(RAMEN	ID)
\$c04	out	SPL,r16	
\$c05	sei		; Enable interrupts
\$c06	<instr< td=""><td>&gt; xxx</td><td></td></instr<>	> xxx	

When the BOOTRST Fuse is programmed, the boot section size set to 2K bytes, and the IVSEL bit in the GICR Register is set before any interrupts are enabled, the most typical and general program setup for the Reset and Interrupt Vector Addresses is:

AddressLabels	Cod	e	Cc	omments
;				
•	51	RESET EXT_INT0		Reset handler IRQ0 Handler
\$c02	rjmp	EXT_INT1	;	IRQ1 Handler
		;		
\$c12	rjmp	SPM_RDY	;	Store Program Memory Ready
Handler				
\$c13 RESET:	ldi	r16,high(R	AM	NEND); Main program start
\$c14	out	SPH,r16	;	Set Stack Pointer to top of RAM
\$c15	ldi	r16,low(RAMEN	D)	
\$c16	out	SPL,r16		
\$c17	sei		;	Enable interrupts
\$c18	<instr< td=""><td>&gt; xxx</td><td></td><td></td></instr<>	> xxx		

# Moving Interrupts Between Application and Boot Space

table.

General Interrupt Control Register – GICR

Bit	7	6	5	4	3	2	1	0	_
	INT1	INT0	-	-	-	-	IVSEL	IVCE	GICR
Read/Write	R/W	R/W	R	R	R	R	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

The General Interrupt Control Register controls the placement of the Interrupt Vector

#### • Bit 1 – IVSEL: Interrupt Vector Select

When the IVSEL bit is cleared (zero), the Interrupt Vectors are placed at the start of the Flash memory. When this bit is set (one), the Interrupt Vectors are moved to the beginning of the Boot Loader section of the Flash. The actual address of the start of the boot Flash section is determined by the BOOTSZ Fuses. Refer to the section "Boot Loader Support – Read-While-Write Self-Programming" on page 206 for details. To avoid unintentional changes of Interrupt Vector tables, a special write procedure must be followed to change the IVSEL bit:

- 1. Write the Interrupt Vector Change Enable (IVCE) bit to one.
- 2. Within four cycles, write the desired value to IVSEL while writing a zero to IVCE.

Interrupts will automatically be disabled while this sequence is executed. Interrupts are disabled in the cycle IVCE is set, and they remain disabled until after the instruction following the write to IVSEL. If IVSEL is not written, interrupts remain disabled for four cycles. The I-bit in the Status Register is unaffected by the automatic disabling.

Note: If Interrupt Vectors are placed in the Boot Loader section and Boot Lock bit BLB02 is programmed, interrupts are disabled while executing from the Application section. If Interrupt Vectors are placed in the Application section and Boot Lock bit BLB12 is programed, interrupts are disabled while executing from the Boot Loader section. Refer to the section "Boot Loader Support – Read-While-Write Self-Programming" on page 206 for details on Boot Lock Bits.





#### • Bit 0 – IVCE: Interrupt Vector Change Enable

The IVCE bit must be written to logic one to enable change of the IVSEL bit. IVCE is cleared by hardware four cycles after it is written or when IVSEL is written. Setting the IVCE bit will disable interrupts, as explained in the IVSEL description above. See Code Example below.

```
Assembly Code Example
```

```
Move_interrupts:
    ; Enable change of Interrupt Vectors
    ldi r16, (1<<IVCE)
    out GICR, r16
    ; Move interrupts to boot Flash section
    ldi r16, (1<<IVSEL)
    out GICR, r16
    ret
```

C Code Example

```
void Move_interrupts(void)
```


```
{
   /* Enable change of Interrupt Vectors */
   GICR = (1<<IVCE);
   /* Move interrupts to boot Flash section */
   GICR = (1<<IVSEL);
}</pre>
```

## I/O Ports

### Introduction

All AVR ports have true Read-Modify-Write functionality when used as general digital I/O ports. This means that the direction of one port pin can be changed without unintentionally changing the direction of any other pin with the SBI and CBI instructions. The same applies when changing drive value (if configured as output) or enabling/disabling of pull-up resistors (if configured as input). Each output buffer has symmetrical drive characteristics with both high sink and source capability. The pin driver is strong enough to drive LED displays directly. All port pins have individually selectable pull-up resistors with a supply-voltage invariant resistance. All I/O pins have protection diodes to both  $V_{\rm CC}$  and Ground as indicated in Figure 21. Refer to "Electrical Characteristics" on page 237 for a complete list of parameters.





All registers and bit references in this section are written in general form. A lower case "x" represents the numbering letter for the port, and a lower case "n" represents the bit number. However, when using the register or bit defines in a program, the precise form must be used (i.e., PORTB3 for bit 3 in Port B, here documented generally as PORTxn). The physical I/O Registers and bit locations are listed in "Register Description for I/O Ports" on page 63.

Three I/O memory address locations are allocated for each port, one each for the Data Register – PORTx, Data Direction Register – DDRx, and the Port Input Pins – PINx. The Port Input Pins I/O location is read only, while the Data Register and the Data Direction Register are read/write. In addition, the Pull-up Disable – PUD bit in SFIOR disables the pull-up function for all pins in all ports when set.

Using the I/O port as General Digital I/O is described in "Ports as General Digital I/O" on page 50. Most port pins are multiplexed with alternate functions for the peripheral features on the device. How each alternate function interferes with the port pin is described in "Alternate Port Functions" on page 54. Refer to the individual module sections for a full description of the alternate functions.


Note that enabling the alternate function of some of the port pins does not affect the use of the other pins in the port as general digital I/O.






# Ports as General Digital I/O

The ports are bi-directional I/O ports with optional internal pull-ups. Figure 22 shows a functional description of one I/O port pin, here generically called Pxn.





Note: 1. WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. clk<sub>I/O</sub>, SLEEP, and PUD are common to all ports.

Each port pin consists of 3 Register bits: DDxn, PORTxn, and PINxn. As shown in "Register Description for I/O Ports" on page 63, the DDxn bits are accessed at the DDRx I/O address, the PORTxn bits at the PORTx I/O address, and the PINxn bits at the PINx I/O address.

The DDxn bit in the DDRx Register selects the direction of this pin. If DDxn is written logic one, Pxn is configured as an output pin. If DDxn is written logic zero, Pxn is configured as an input pin.

If PORTxn is written logic one when the pin is configured as an input pin, the pull-up resistor is activated. To switch the pull-up resistor off, PORTxn has to be written logic zero or the pin has to be configured as an output pin. The port pins are tri-stated when a reset condition becomes active, even if no clocks are running.

If PORTxn is written logic one when the pin is configured as an output pin, the port pin is driven high (one). If PORTxn is written logic zero when the pin is configured as an output pin, the port pin is driven low (zero).

**Configuring the Pin** 

When switching between tri-state ( $\{DDxn, PORTxn\} = 0b00$ ) and output high ( $\{DDxn, PORTxn\} = 0b11$ ), an intermediate state with either pull-up enabled ( $\{DDxn, PORTxn\} = 0b01$ ) or output low ( $\{DDxn, PORTxn\} = 0b10$ ) must occur. Normally, the pull-up enabled state is fully acceptable, as a high-impedant environment will not notice the difference between a strong high driver and a pull-up. If this is not the case, the PUD bit in the SFIOR Register can be set to disable all pull-ups in all ports.


Switching between input with pull-up and output low generates the same problem. The user must use either the tri-state ( $\{DDxn, PORTxn\} = 0b00$ ) or the output high state ( $\{DDxn, PORTxn\} = 0b11$ ) as an intermediate step.


Table 20 summarizes the control signals for the pin value.

DDxn	PORTxn	PUD (in SFIOR)	I/O	Pull-up	Comment
0	0	Х	Input	No	Tri-state (Hi-Z)
0	1	0	Input	Yes	Pxn will source current if external pulled low.
0	1	1	Input	No	Tri-state (Hi-Z)
1	0	Х	Output	No	Output Low (Sink)
1	1	Х	Output	No	Output High (Source)

 Table 20.
 Port Pin Configurations

**Reading the Pin Value** Independent of the setting of Data Direction bit DDxn, the port pin can be read through the PINxn Register Bit. As shown in Figure 22, the PINxn Register bit and the preceding latch constitute a synchronizer. This is needed to avoid metastability if the physical pin changes value near the edge of the internal clock, but it also introduces a delay. Figure 23 shows a timing diagram of the synchronization when reading an externally applied pin value. The maximum and minimum propagation delays are denoted t<sub>pd,max</sub> and t<sub>pd,min</sub>, respectively.











Consider the clock period starting shortly *after* the first falling edge of the system clock. The latch is closed when the clock is low, and goes transparent when the clock is high, as indicated by the shaded region of the "SYNC LATCH" signal. The signal value is latched when the system clock goes low. It is clocked into the PINxn Register at the succeeding positive clock edge. As indicated by the two arrows  $t_{pd,max}$  and  $t_{pd,min}$ , a single signal transition on the pin will be delayed between  $\frac{1}{2}$  and  $1-\frac{1}{2}$  system clock period depending upon the time of assertion.

When reading back a software assigned pin value, a *nop* instruction must be inserted as indicated in Figure 24. The *out* instruction sets the "SYNC LATCH" signal at the positive edge of the clock. In this case, the delay  $t_{pd}$  through the synchronizer is 1 system clock period.





# ATmega8(L)

The following code example shows how to set port B pins 0 and 1 high, 2 and 3 low, and define the port pins from 4 to 7 as input with pull-ups assigned to port pins 6 and 7. The resulting pin values are read back again, but as previously discussed, a *nop* instruction is included to be able to read back the value recently assigned to some of the pins.

```
Assembly Code Example<sup>(1)</sup>
```

```
...
; Define pull-ups and set outputs high
; Define directions for port pins
ldi r16,(1<<PB7)|(1<<PB6)|(1<<PB1)|(1<<PB0)
ldi r17,(1<<DDB3)|(1<<DDB2)|(1<<DDB1)|(1<<DDB0)
out PORTB,r16
out DDRB,r17
; Insert nop for synchronization
nop
; Read port pins
in r16,PINB
...</pre>
```

C Code Example<sup>(1)</sup>

**unsigned char** i;

```
/* Define pull-ups and set outputs high */
/* Define directions for port pins */
PORTB = (1<<PB7) | (1<<PB6) | (1<<PB1) | (1<<PB0);
DDRB = (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
/* Insert nop for synchronization*/
_NOP();
/* Read port pins */
i = PINB;
...</pre>
```

Note: 1. For the assembly program, two temporary registers are used to minimize the time from pull-ups are set on pins 0, 1, 6, and 7, until the direction bits are correctly set, defining bit 2 and 3 as low and redefining bits 0 and 1 as strong high drivers.

**Digital Input Enable and Sleep Modes**As shown in Figure 22, the digital input signal can be clamped to ground at the input of the Schmitt-trigger. The signal denoted SLEEP in the figure, is set by the MCU Sleep Controller in Power-down mode, Power-save mode, and Standby mode to avoid high power consumption if some input signals are left floating, or have an analog signal level close to  $V_{CC}/2$ .

SLEEP is overridden for port pins enabled as External Interrupt pins. If the External Interrupt Request is not enabled, SLEEP is active also for these pins. SLEEP is also overridden by various other alternate functions as described in "Alternate Port Functions" on page 54.

If a logic high level ("one") is present on an Asynchronous External Interrupt pin configured as "Interrupt on Rising Edge, Falling Edge, or Any Logic Change on Pin" while the external interrupt is *not* enabled, the corresponding External Interrupt Flag will be set when resuming from the above mentioned sleep modes, as the clamping in these sleep modes produces the requested logic change.







#### **Unconnected pins**

If some pins are unused, it is recommended to ensure that these pins have a defined level. Even though most of the digital inputs are disabled in the deep sleep modes as described above, floating inputs should be avoided to reduce current consumption in all other modes where the digital inputs are enabled (Reset, Active mode and Idle mode).

The simplest method to ensure a defined level of an unused pin, is to enable the internal pull-up. In this case, the pull-up will be disabled during reset. If low power consumption during reset is important, it is recommended to use an external pull-up or pull-down. Connecting unused pins directly to  $V_{CC}$  or GND is not recommended, since this may cause excessive currents if the pin is accidentally configured as an output.

**Alternate Port Functions** Most port pins have alternate functions in addition to being general digital I/Os. Figure 25 shows how the port pin control signals from the simplified Figure 22 can be overridden by alternate functions. The overriding signals may not be present in all port pins, but the figure serves as a generic description applicable to all port pins in the AVR microcontroller family.





Note:

e: 1. WPx, WDx, RRx, RPx, and RDx are common to all pins within the same port. clk<sub>I/O</sub>, SLEEP, and PUD are common to all ports. All other signals are unique for each pin.

Table 21 summarizes the function of the overriding signals. The pin and port indexes from Figure 25 are not shown in the succeeding tables. The overriding signals are generated internally in the modules having the alternate function.

Signal Name	Full Name	Description
PUOE	Pull-up Override Enable	If this signal is set, the pull-up enable is controlled by the PUOV signal. If this signal is cleared, the pull-up is enabled when {DDxn, PORTxn, PUD} = 0b010.
PUOV	Pull-up Override Value	If PUOE is set, the pull-up is enabled/disabled when PUOV is set/cleared, regardless of the setting of the DDxn, PORTxn, and PUD Register bits.
DDOE	Data Direction Override Enable	If this signal is set, the Output Driver Enable is controlled by the DDOV signal. If this signal is cleared, the Output driver is enabled by the DDxn Register bit.
DDOV	Data Direction Override Value	If DDOE is set, the Output Driver is enabled/disabled when DDOV is set/cleared, regardless of the setting of the DDxn Register bit.
PVOE	Port Value Override Enable	If this signal is set and the Output Driver is enabled, the port value is controlled by the PVOV signal. If PVOE is cleared, and the Output Driver is enabled, the port Value is controlled by the PORTxn Register bit.
PVOV	Port Value Override Value	If PVOE is set, the port value is set to PVOV, regardless of the setting of the PORTxn Register bit.
DIEOE	Digital Input Enable Override Enable	If this bit is set, the Digital Input Enable is controlled by the DIEOV signal. If this signal is cleared, the Digital Input Enable is determined by MCU-state (Normal mode, sleep modes).
DIEOV	Digital Input Enable Override Value	If DIEOE is set, the Digital Input is enabled/disabled when DIEOV is set/cleared, regardless of the MCU state (Normal mode, sleep modes).
DI	Digital Input	This is the Digital Input to alternate functions. In the figure, the signal is connected to the output of the schmitt trigger but before the synchronizer. Unless the Digital Input is used as a clock source, the module with the alternate function will use its own synchronizer.
AIO	Analog Input/output	This is the Analog Input/output to/from alternate functions. The signal is connected directly to the pad, and can be used bi-directionally.


 Table 21. Generic Description of Overriding Signals for Alternate Functions

The following subsections shortly describe the alternate functions for each port, and relate the overriding signals to the alternate function. Refer to the alternate function description for further details.





Special Function IO Register – SFIOR



#### • Bit 2 – PUD: Pull-up Disable

When this bit is written to one, the pull-ups in the I/O ports are disabled even if the DDxn and PORTxn Registers are configured to enable the pull-ups ( $\{DDxn, PORTxn\} = 0b01$ ). See "Configuring the Pin" on page 50 for more details about this feature.

#### Alternate Functions of Port B The Port B pins with alternate functions are shown in Table 22.

Port Pin	Alternate Functions
PB7	XTAL2 (Chip Clock Oscillator pin 2) TOSC2 (Timer Oscillator pin 2)
PB6	XTAL1 (Chip Clock Oscillator pin 1 or External clock input) TOSC1 (Timer Oscillator pin 1)
PB5	SCK (SPI Bus Master clock Input)
PB4	MISO (SPI Bus Master Input/Slave Output)
PB3	MOSI (SPI Bus Master Output/Slave Input) OC2 (Timer/Counter2 Output Compare Match Output)
PB2	SS (SPI Bus Master Slave select) OC1B (Timer/Counter1 Output Compare Match B Output)
PB1	OC1A (Timer/Counter1 Output Compare Match A Output)
PB0	ICP1 (Timer/Counter1 Input Capture Pin)

#### **Table 22.** Port B Pins Alternate Functions

The alternate pin configuration is as follows:

#### • XTAL2/TOSC2 - Port B, Bit 7

XTAL2: Chip clock Oscillator pin 2. Used as clock pin for crystal Oscillator or Low-frequency crystal Oscillator. When used as a clock pin, the pin can not be used as an I/O pin.

TOSC2: Timer Oscillator pin 2. Used only if internal calibrated RC Oscillator is selected as chip clock source, and the asynchronous timer is enabled by the correct setting in ASSR. When the AS2 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter2, pin PB7 is disconnected from the port, and becomes the inverting output of the Oscillator amplifier. In this mode, a crystal Oscillator is connected to this pin, and the pin cannot be used as an I/O pin.

If PB7 is used as a clock pin, DDB7, PORTB7 and PINB7 will all read 0.

#### • XTAL1/TOSC1 - Port B, Bit 6

XTAL1: Chip clock Oscillator pin 1. Used for all chip clock sources except internal calibrated RC Oscillator. When used as a clock pin, the pin can not be used as an I/O pin.

TOSC1: Timer Oscillator pin 1. Used only if internal calibrated RC Oscillator is selected as chip clock source, and the asynchronous timer is enabled by the correct setting in ASSR. When the AS2 bit in ASSR is set (one) to enable asynchronous clocking of Timer/Counter2, pin PB6 is disconnected from the port, and becomes the input of the inverting Oscillator amplifier. In this mode, a crystal Oscillator is connected to this pin, and the pin can not be used as an I/O pin.

If PB6 is used as a clock pin, DDB6, PORTB6 and PINB6 will all read 0.

• SCK – Port B, Bit 5

SCK: Master Clock output, Slave Clock input pin for SPI channel. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB5. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB5. When the pin is forced by the SPI to be an input, the pull-up can still be controlled by the PORTB5 bit.

• MISO – Port B, Bit 4

MISO: Master Data input, Slave Data output pin for SPI channel. When the SPI is enabled as a Master, this pin is configured as an input regardless of the setting of DDB4. When the SPI is enabled as a Slave, the data direction of this pin is controlled by DDB4. When the pin is forced by the SPI to be an input, the pull-up can still be controlled by the PORTB4 bit.

• MOSI/OC2 – Port B, Bit 3

MOSI: SPI Master Data output, Slave Data input for SPI channel. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB3. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB3. When the pin is forced by the SPI to be an input, the pull-up can still be controlled by the PORTB3 bit.

OC2, Output Compare Match Output: The PB3 pin can serve as an external output for the Timer/Counter2 Compare Match. The PB3 pin has to be configured as an output (DDB3 set (one)) to serve this function. The OC2 pin is also the output pin for the PWM mode timer function.

#### • SS/OC1B – Port B, Bit 2

SS: Slave Select input. When the SPI is enabled as a Slave, this pin is configured as an input regardless of the setting of DDB2. As a Slave, the SPI is activated when this pin is driven low. When the SPI is enabled as a Master, the data direction of this pin is controlled by DDB2. When the pin is forced by the SPI to be an input, the pull-up can still be controlled by the PORTB2 bit.

OC1B, Output Compare Match output: The PB2 pin can serve as an external output for the Timer/Counter1 Compare Match B. The PB2 pin has to be configured as an output (DDB2 set (one)) to serve this function. The OC1B pin is also the output pin for the PWM mode timer function.

#### • OC1A – Port B, Bit 1

OC1A, Output Compare Match output: The PB1 pin can serve as an external output for the Timer/Counter1 Compare Match A. The PB1 pin has to be configured as an output (DDB1 set (one)) to serve this function. The OC1A pin is also the output pin for the PWM mode timer function.

#### • ICP1 – Port B, Bit 0

ICP1 – Input Capture Pin: The PB0 pin can act as an Input Capture Pin for Timer/Counter1.

Table 23 and Table 24 relate the alternate functions of Port B to the overriding signals shown in Figure 25 on page 54. SPI MSTR INPUT and SPI SLAVE OUTPUT constitute the MISO signal, while MOSI is divided into SPI MSTR OUTPUT and SPI SLAVE INPUT.





Signal Name	PB7/XTAL2/ TOSC2 <sup>(1)(2)</sup>	PB6/XTAL1/ TOSC1 <sup>(1)</sup>	PB5/SCK	PB4/MISO
PUOE	EXT • (INTRC + AS2)	INTRC + AS2	SPE • MSTR	SPE • MSTR
PUO	0	0	PORTB5 • PUD	PORTB4 • PUD
DDOE	EXT • (INTRC + AS2)	INTRC + AS2	SPE • MSTR	SPE • MSTR
DDOV	0	0	0	0
PVOE	0	0	SPE • MSTR	SPE • MSTR
PVOV	0	0	SCK OUTPUT	SPI SLAVE OUTPUT
DIEOE	EXT • (INTRC + AS2)	INTRC + AS2	0	0
DIEOV	0	0	0	0
DI	_	_	SCK INPUT	SPI MSTR INPUT
AIO	Oscillator Output	Oscillator/Clock Input	-	-

**Table 23.** Overriding Signals for Alternate Functions in PB7..PB4

Notes: 1. INTRC means that the internal RC Oscillator is selected (by the CKSEL Fuse).
 2. EXT means that the external RC Oscillator or an external clock is selected (by the CKSEL Fuse).

Signal Name	PB3/MOSI/OC2	PB2/SS/OC1B	PB1/OC1A	PB0/ICP1
PUOE	SPE • MSTR	SPE • MSTR	0	0
PUO	PORTB3 • PUD	PORTB2 • PUD	0	0
DDOE	SPE • MSTR	SPE • MSTR	0	0
DDOV	0	0	0	0
PVOE	SPE • MSTR + OC2 ENABLE	OC1B ENABLE	OC1A ENABLE	0
PVOV	SPI MSTR OUTPUT + OC2	OC1B	OC1A	0
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	SPI SLAVE INPUT	SPI SS	-	ICP1 INPUT
AIO	_	-	-	_

 Table 24.
 Overriding Signals for Alternate Functions in PB3..PB0

#### Alternate Functions of Port C

Port Pin	Alternate Function
PC6	RESET (Reset pin)
PC5	ADC5 (ADC Input Channel 5) SCL (Two-wire Serial Bus Clock Line)
PC4	ADC4 (ADC Input Channel 4) SDA (Two-wire Serial Bus Data Input/Output Line)
PC3	ADC3 (ADC Input Channel 3)
PC2	ADC2 (ADC Input Channel 2)
PC1	ADC1 (ADC Input Channel 1)
PC0	ADC0 (ADC Input Channel 0)

 Table 25.
 Port C Pins Alternate Functions

The Port C pins with alternate functions are shown in Table 25.

The alternate pin configuration is as follows:

#### • RESET - Port C, Bit 6

RESET, Reset pin: When the RSTDISBL Fuse is programmed, this pin functions as a normal I/O pin, and the part will have to rely on Power-on Reset and Brown-out Reset as its reset sources. When the RSTDISBL Fuse is unprogrammed, the reset circuitry is connected to the pin, and the pin can not be used as an I/O pin.

If PC6 is used as a reset pin, DDC6, PORTC6 and PINC6 will all read 0.

#### • SCL/ADC5 - Port C, Bit 5

SCL, Two-wire Serial Interface Clock: When the TWEN bit in TWCR is set (one) to enable the Two-wire Serial Interface, pin PC5 is disconnected from the port and becomes the Serial Clock I/O pin for the Two-wire Serial Interface. In this mode, there is a spike filter on the pin to suppress spikes shorter than 50 ns on the input signal, and the pin is driven by an open drain driver with slew-rate limitation.

PC5 can also be used as ADC input Channel 5. Note that ADC input channel 5 uses digital power.

#### • SDA/ADC4 - Port C, Bit 4

SDA, Two-wire Serial Interface Data: When the TWEN bit in TWCR is set (one) to enable the Two-wire Serial Interface, pin PC4 is disconnected from the port and becomes the Serial Data I/O pin for the Two-wire Serial Interface. In this mode, there is a spike filter on the pin to suppress spikes shorter than 50 ns on the input signal, and the pin is driven by an open drain driver with slew-rate limitation.

PC4 can also be used as ADC input Channel 4. Note that ADC input channel 4 uses digital power.

• ADC3 – Port C, Bit 3

PC3 can also be used as ADC input Channel 3. Note that ADC input channel 3 uses analog power.

• ADC2 - Port C, Bit 2

PC2 can also be used as ADC input Channel 2. Note that ADC input channel 2 uses analog power.

• ADC1 – Port C, Bit 1





PC1 can also be used as ADC input Channel 1. Note that ADC input channel 1 uses analog power.

#### • ADC0 – Port C, Bit 0

PC0 can also be used as ADC input Channel 0. Note that ADC input channel 0 uses analog power.

Table 26 and Table 27 relate the alternate functions of Port C to the overriding signals shown in Figure 25 on page 54.

Signal Name	PC6/RESET	PC5/SCL/ADC5	PC4/SDA/ADC4
PUOE	RSTDISBL	TWEN	TWEN
PUOV	1	PORTC5 • PUD	PORTC4 • PUD
DDOE	RSTDISBL	TWEN	TWEN
DDOV	0	SCL_OUT	SDA_OUT
PVOE	0	TWEN	TWEN
PVOV	0	0	0
DIEOE	RSTDISBL	0	0
DIEOV	0	0	0
DI	_	_	-
AIO	RESET INPUT	ADC5 INPUT / SCL INPUT	ADC4 INPUT / SDA INPUT

**Table 26.** Overriding Signals for Alternate Functions in PC6..PC4

Signal Name	PC3/ADC3	PC2/ADC2	PC1/ADC1	PC0/ADC0
PUOE	0	0	0	0
PUOV	0	0	0	0
DDOE	0	0	0	0
DDOV	0	0	0	0
PVOE	0	0	0	0
PVOV	0	0	0	0
DIEOE	0	0	0	0
DIEOV	0	0	0	0
DI	-	-	_	-
AIO	ADC3 INPUT	ADC2 INPUT	ADC1 INPUT	ADC0 INPUT

Note: 1. When enabled, the Two-wire Serial Interface enables slew-rate controls on the output pins PC4 and PC5. This is not shown in the figure. In addition, spike filters are connected between the AIO outputs shown in the port figure and the digital logic of the TWI module.

#### Alternate Functions of Port D

Port Pin	Alternate Function
PD7	AIN1 (Analog Comparator Negative Input)
PD6	AIN0 (Analog Comparator Positive Input)
PD5	T1 (Timer/Counter 1 External Counter Input)
PD4	XCK (USART External Clock Input/Output) T0 (Timer/Counter 0 External Counter Input)
PD3	INT1 (External Interrupt 1 Input)
PD2	INT0 (External Interrupt 0 Input)
PD1	TXD (USART Output Pin)
PD0	RXD (USART Input Pin)

 Table 28.
 Port D Pins Alternate Functions

The Port D pins with alternate functions are shown in Table 28.

The alternate pin configuration is as follows:

#### • AIN1 - Port D, Bit 7

AIN1, Analog Comparator Negative Input. Configure the port pin as input with the internal pull-up switched off to avoid the digital port function from interfering with the function of the Analog Comparator.

• AIN0 – Port D, Bit 6

AINO, Analog Comparator Positive Input. Configure the port pin as input with the internal pull-up switched off to avoid the digital port function from interfering with the function of the Analog Comparator.

• T1 – Port D, Bit 5

T1, Timer/Counter1 counter source.

• XCK/T0 - Port D, Bit 4

XCK, USART external clock.

T0, Timer/Counter0 counter source.

• INT1 - Port D, Bit 3

INT1, External Interrupt source 1: The PD3 pin can serve as an external interrupt source.

• INT0 - Port D, Bit 2

INTO, External Interrupt source 0: The PD2 pin can serve as an external interrupt source.

```
• TXD - Port D, Bit 1
```

TXD, Transmit Data (Data output pin for the USART). When the USART Transmitter is enabled, this pin is configured as an output regardless of the value of DDD1.

• RXD - Port D, Bit 0

RXD, Receive Data (Data input pin for the USART). When the USART Receiver is enabled this pin is configured as an input regardless of the value of DDD0. When the USART forces this pin to be an input, the pull-up can still be controlled by the PORTD0 bit.





Table 29 and Table 30 relate the alternate functions of Port D to the overriding signals shown in Figure 25 on page 54.

Signal Name	PD7/AIN1	PD6/AIN0	PD5/T1	PD4/XCK/T0
PUOE	0	0	0	0
PUO	0	0	0	0
OOE	0	0	0	0
00	0	0	0	0
PVOE	0	0	0	UMSEL
PVO	0	0	0	XCK OUTPUT
DIEOE	0	0	0	0
DIEO	0	0	0	0
DI	_	_	T1 INPUT	XCK INPUT / T0 INPUT
AIO	AIN1 INPUT	AIN0 INPUT	-	_

 Table 29.
 Overriding Signals for Alternate Functions PD7..PD4

Signal Name	PD3/INT1	PD2/INT0	PD1/TXD	PD0/RXD
PUOE	0	0	TXEN	RXEN
PUO	0	0	0	PORTD0 • PUD
OOE	0	0	TXEN	RXEN
00	0	0	1	0
PVOE	0	0	TXEN	0
PVO	0	0	TXD	0
DIEOE	INT1 ENABLE	INT0 ENABLE	0	0
DIEO	1	1	0	0
DI	INT1 INPUT	INT0 INPUT	-	RXD
AIO	-	-	-	-

# Register Description for I/O Ports

The Port B Data Register – PORTB	Bit	7	6	5	4	3	2	1	0	
PORTB	2.0	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	PORTB
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Initial Value	0	0	0	0	0	0	0	0	
The Port B Data Direction										
Register – DDRB	Bit	7	6	5	4	3	2	1	0	
	De e d'Alleite	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	DDRB
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Initial Value	0	0	0	0	0	0	0	0	
The Port B Input Pins Address	Bit	7	6	5	4	3	2	1	0	
– PINB	Bit	, PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	PINB
	Read/Write	R	R	R	R	R	R	R	R	
	Initial Value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
The Port C Data Register –										
PORTC	Bit	7	6	5	4	3	2	1	0	
		-	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	PORTC
	Read/Write	R	R/W							
	Initial Value	0	0	0	0	0	0	0	0	
The Devis O Dete Divertier										
The Port C Data Direction	Bit	7	6	5	4	3	2	1	0	
Register – DDRC	2.0	-	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	DDRC
	Read/Write	R	R/W							
	Initial Value	0	0	0	0	0	0	0	0	
The Port C Input Pins Address										
– PINC	Bit	7	6	5	4	3	2	1	0	
	5		PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	PINC
	Read/Write	R	R	R	R	R	R	R	R	
	Initial Value	0	N/A							
The Port D Data Register –										
PORTD	Bit	7	6	5	4	3	2	1	0	
		PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	PORTD
	Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	Initial Value	0	0	0	0	0	0	0	0	
The Port D Data Direction	5	_		_						
Register – DDRD	Bit	7	6	5	4	3	2	1	0	
		DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	DDRD
	Read/Write Initial Value	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
	Initial value	0	0	0	0	0	0	0	0	
The Port D Input Pins Address										
– PIND	Bit	7	6	5	4	3	2	1	0	
		PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	PIND
	Read/Write	R	R	R	R	R	R	R	R	
	Initial Value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	





## **External Interrupts**

The external interrupts are triggered by the INT0, and INT1 pins. Observe that, if enabled, the interrupts will trigger even if the INT0..1 pins are configured as outputs. This feature provides a way of generating a software interrupt. The external interrupts can be triggered by a falling or rising edge or a low level. This is set up as indicated in the specification for the MCU Control Register – MCUCR. When the external interrupt is enabled and is configured as level triggered, the interrupt will trigger as long as the pin is held low. Note that recognition of falling or rising edge interrupts on INT0 and INT1 requires the presence of an I/O clock, described in "Clock Systems and their Distribution" on page 23. Low level interrupts on INT0/INT1 are detected asynchronously. This implies that these interrupts can be used for waking the part also from sleep modes other than Idle mode.

Note that if a level triggered interrupt is used for wake-up from Power-down mode, the changed level must be held for some time to wake up the MCU. This makes the MCU less sensitive to noise. The changed level is sampled twice by the Watchdog Oscillator clock. The period of the Watchdog Oscillator is 1  $\mu$ s (nominal) at 5.0V and 25°C. The frequency of the Watchdog Oscillator is voltage dependent as shown in "Electrical Characteristics" on page 237. The MCU will wake up if the input has the required level during this sampling or if it is held until the end of the start-up time. The start-up time is defined by the SUT Fuses as described in "System Clock and Clock Options" on page 23. If the level is sampled twice by the Watchdog Oscillator clock but disappears before the end of the start-up time, the MCU will still wake up, but no interrupt will be generated. The required level must be held long enough for the MCU to complete the wake up to trigger the level interrupt.

#### MCU Control Register – MCUCR

The MCU Control Register contains control bits for interrupt sense control and general MCU functions.

Bit	7	6	5	4	3	2	1	0	_
	SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00	MCUCR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 3, 2 – ISC11, ISC10: Interrupt Sense Control 1 Bit 1 and Bit 0

The External Interrupt 1 is activated by the external pin INT1 if the SREG I-bit and the corresponding interrupt mask in the GICR are set. The level and edges on the external INT1 pin that activate the interrupt are defined in Table 31. The value on the INT1 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

Table 31.	Interrupt 1	Sense	Control
-----------	-------------	-------	---------

ISC11	ISC10	Description
0	0	The low level of INT1 generates an interrupt request.
0	1	Any logical change on INT1 generates an interrupt request.
1	0	The falling edge of INT1 generates an interrupt request.
1	1	The rising edge of INT1 generates an interrupt request.

#### • Bit 1, 0 – ISC01, ISC00: Interrupt Sense Control 0 Bit 1 and Bit 0

The External Interrupt 0 is activated by the external pin INT0 if the SREG I-flag and the corresponding interrupt mask are set. The level and edges on the external INT0 pin that activate the interrupt are defined in Table 32. The value on the INT0 pin is sampled before detecting edges. If edge or toggle interrupt is selected, pulses that last longer than one clock period will generate an interrupt. Shorter pulses are not guaranteed to generate an interrupt. If low level interrupt is selected, the low level must be held until the completion of the currently executing instruction to generate an interrupt.

ISC01	ISC00	Description
0	0	The low level of INT0 generates an interrupt request.
0	1	Any logical change on INT0 generates an interrupt request.
1	0	The falling edge of INT0 generates an interrupt request.
1	1	The rising edge of INT0 generates an interrupt request.

Table 32. Interrupt 0 Sense Control

#### General Interrupt Control Register – GICR

Bit	7	6	5	4	3	2	1	0	_
	INT1	INT0	-	-	-	-	IVSEL	IVCE	GICR
Read/Write	R/W	R/W	R	R	R	R	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – INT1: External Interrupt Request 1 Enable

When the INT1 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control1 bits 1/0 (ISC11 and ISC10) in the MCU general Control Register (MCUCR) define whether the external interrupt is activated on rising and/or falling edge of the INT1 pin or level sensed. Activity on the pin will cause an interrupt request even if INT1 is configured as an output. The corresponding interrupt of External Interrupt Request 1 is executed from the INT1 Interrupt Vector.


#### • Bit 6 – INT0: External Interrupt Request 0 Enable

When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control0 bits 1/0 (ISC01 and ISC00) in the MCU general Control Register (MCUCR) define whether the external interrupt is activated on rising and/or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an interrupt request even if INT0 is configured as an output. The corresponding interrupt of External Interrupt Request 0 is executed from the INT0 Interrupt Vector.





#### General Interrupt Flag Register – GIFR



#### • Bit 7 - INTF1: External Interrupt Flag 1

When an event on the INT1 pin triggers an interrupt request, INTF1 becomes set (one). If the I-bit in SREG and the INT1 bit in GICR are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it. This flag is always cleared when INT1 is configured as a level interrupt.

#### • Bit 6 – INTF0: External Interrupt Flag 0

When an event on the INT0 pin triggers an interrupt request, INTF0 becomes set (one). If the I-bit in SREG and the INT0 bit in GICR are set (one), the MCU will jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it. This flag is always cleared when INT0 is configured as a level interrupt.

## 8-bit Timer/Counter0


Timer/Counter0 is a general purpose, single channel, 8-bit Timer/Counter module. The main features are:

- Single Channel Counter
- Frequency Generator
- External Event Counter
- 10-bit Clock Prescaler

#### Overview

A simplified block diagram of the 8-bit Timer/Counter is shown in Figure 26. For the actual placement of I/O pins, refer to "Pin Configurations" on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "8-bit Timer/Counter Register Description" on page 70.

Figure 26. 8-bit Timer/Counter Block Diagram



Registers	Int. Req. in t All interrupts	Counter (TCNT0) is an 8-bit register. Interrupt request (abbreviated to he figure) signals are all visible in the Timer Interrupt Flag Register (TIFR). are individually masked with the Timer Interrupt Mask Register (TIMSK). MSK are not shown in the figure since these registers are shared by other						
	source on the the Timer/Co	ounter can be clocked internally or via the prescaler, or by an external clock e T0 pin. The Clock Select logic block controls which clock source and edge punter uses to increment its value. The Timer/Counter is inactive when no is selected. The output from the clock select logic is referred to as the timer						
Definitions	case "n" rep register or b	er and bit references in this document are written in general form. A lower laces the Timer/Counter number, in this case 0. However, when using the pit defines in a program, the precise form must be used i.e. TCNT0 for mer/Counter0 counter value and so on.						
	The definition	The definitions in Table 33 are also used extensively throughout this datasheet.						
	<b>Table 33.</b> D	Table 33. Definitions						
	BOTTOM	The counter reaches the BOTTOM when it becomes 0x00						
	MAX	The counter reaches its MAXimum when it becomes 0xFF (decimal 255)						







# Timer/Counter Clock Sources

The Timer/Counter can be clocked by an internal or an external clock source. The clock source is selected by the clock select logic which is controlled by the clock select (CS02:0) bits located in the Timer/Counter Control Register (TCCR0). For details on clock sources and prescaler, see "Timer/Counter0 and Timer/Counter1 Prescalers" on page 72.

### **Counter Unit**

The main part of the 8-bit Timer/Counter is the programmable counter unit. Figure 27 shows a block diagram of the counter and its surroundings.





Signal description (internal signals):

- **count** Increment TCNT0 by 1.
- **clk**<sub>Tn</sub> Timer/Counter clock, referred to as  $clk_{T0}$  in the following.
- max Signalize that TCNT0 has reached maximum value.

The counter is incremented at each timer clock  $(clk_{T0})$ .  $clk_{T0}$  can be generated from an external or internal clock source, selected by the clock select bits (CS02:0). When no clock source is selected (CS02:0 = 0) the timer is stopped. However, the TCNT0 value can be accessed by the CPU, regardless of whether  $clk_{T0}$  is present or not. A CPU write overrides (has priority over) all counter clear or count operations.

#### Operation

The counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 8-bit value (MAX = 0xFF) and then restarts from the bottom (0x00). In normal operation the Timer/Counter Overflow Flag (TOV0) will be set in the same timer clock cycle as the TCNT0 becomes zero. The TOV0 Flag in this case behaves like a ninth bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the TOV0 Flag, the timer resolution can be increased by software. A new counter value can be written anytime.

# Timer/Counter Timing Diagrams

The Timer/Counter is a synchronous design and the timer clock  $(clk_{T0})$  is therefore shown as a clock enable signal in the following figures. The figures include information on when Interrupt Flags are set. Figure 28 contains timing data for basic Timer/Counter operation. The figure shows the count sequence close to the MAX value.

Figure 28. Timer/Counter Timing Diagram, No Prescaling




Figure 29 shows the same timing data, but with the prescaler enabled.




Figure 29. Timer/Counter Timing Diagram, with Prescaler ( $f_{clk \ I/O}/8$ )





### 8-bit Timer/Counter Register Description

#### Timer/Counter Control Register – TCCR0

Bit	7	6	5	4	3	2	1	0	_
	-	-	-	-	-	CS02	CS01	CS00	TCCR0
Read/Write	R	R	R	R	R	R/W	R/W	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

• Bit 2:0 - CS02:0: Clock Select


The three clock select bits select the clock source to be used by the Timer/Counter.

Table 34.	Clock Select Bit Description
-----------	------------------------------

CS02	CS01	CS00	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	clk <sub>I/O</sub> /(No prescaling)
0	1	0	clk <sub>I/O</sub> /8 (From prescaler)
0	1	1	clk <sub>I/O</sub> /64 (From prescaler)
1	0	0	clk <sub>I/O</sub> /256 (From prescaler)
1	0	1	clk <sub>I/O</sub> /1024 (From prescaler)
1	1	0	External clock source on T0 pin. Clock on falling edge.
1	1	1	External clock source on T0 pin. Clock on rising edge.

If external pin modes are used for the Timer/Counter0, transitions on the T0 pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.

# Timer/Counter Register – TCNT0



The Timer/Counter Register gives direct access, both for read and write operations, to the Timer/Counter unit 8-bit counter.

#### Timer/Counter Interrupt Mask Register – TIMSK


Bit	7	6	5	4	3	2	1	0	_
	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	-	TOIE0	TIMSK
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 0 – TOIE0: Timer/Counter0 Overflow Interrupt Enable

When the TOIE0 bit is written to one, and the I-bit in the Status Register is set (one), the Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt is executed if an overflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set in the Timer/Counter Interrupt Flag Register – TIFR.

# ATmega8(L)

Timer/Counter Interrupt Flag Register – TIFR



#### • Bit 0 – TOV0: Timer/Counter0 Overflow Flag

The bit TOV0 is set (one) when an overflow occurs in Timer/Counter0. TOV0 is cleared by hardware when executing the corresponding interrupt Handling Vector. Alternatively, TOV0 is cleared by writing a logic one to the flag. When the SREG I-bit, TOIE0 (Timer/Counter0 Overflow Interrupt Enable), and TOV0 are set (one), the Timer/Counter0 Overflow interrupt is executed.



## Timer/Counter0 and Timer/Counter1 Prescalers

Timer/Counter1 and Timer/Counter0 share the same prescaler module, but the Timer/Counters can have different prescaler settings. The description below applies to both Timer/Counter1 and Timer/Counter0.

**Internal Clock Source** The Timer/Counter can be clocked directly by the system clock (by setting the CSn2:0 = 1). This provides the fastest operation, with a maximum Timer/Counter clock frequency equal to system clock frequency ( $f_{CLK\_I/O}$ ). Alternatively, one of four taps from the prescaler can be used as a clock source. The prescaled clock has a frequency of either  $f_{CLK\_I/O}/8$ ,  $f_{CLK\_I/O}/64$ ,  $f_{CLK\_I/O}/256$ , or  $f_{CLK\_I/O}/1024$ .


Prescaler ResetThe prescaler is free running (i.e., operates independently of the clock select logic of the<br/>Timer/Counter) and it is shared by Timer/Counter1 and Timer/Counter0. Since the pres-<br/>caler is not affected by the Timer/Counter's clock select, the state of the prescaler will<br/>have implications for situations where a prescaled clock is used. One example of pres-<br/>caling artifacts occurs when the timer is enabled and clocked by the prescaler<br/>(6 > CSn2:0 > 1). The number of system clock cycles from when the timer is enabled to<br/>the first count occurs can be from 1 to N+1 system clock cycles, where N equals the<br/>prescaler divisor (8, 64, 256, or 1024).

It is possible to use the prescaler reset for synchronizing the Timer/Counter to program execution. However, care must be taken if the other Timer/Counter that shares the same prescaler also uses prescaling. A prescaler reset will affect the prescaler period for all Timer/Counters it is connected to.

**External Clock Source** An external clock source applied to the T1/T0 pin can be used as Timer/Counter clock  $(clk_{T1}/clk_{T0})$ . The T1/T0 pin is sampled once every system clock cycle by the pin synchronization logic. The synchronized (sampled) signal is then passed through the edge detector. Figure 30 shows a functional equivalent block diagram of the T1/T0 synchronization and edge detector logic. The registers are clocked at the positive edge of the internal system clock  $(clk_{I/O})$ . The latch is transparent in the high period of the internal system clock.

The edge detector generates one  $clk_{T1}/clk_{T0}$  pulse for each positive (CSn2:0 = 7) or negative (CSn2:0 = 6) edge it detects.

Figure 30. T1/T0 Pin Sampling



The synchronization and edge detector logic introduces a delay of 2.5 to 3.5 system clock cycles from an edge has been applied to the T1/T0 pin to the counter is updated.

Enabling and disabling of the clock input must be done when T1/T0 has been stable for at least one system clock cycle, otherwise it is a risk that a false Timer/Counter clock pulse is generated.

Each half period of the external clock applied must be longer than one system clock cycle to ensure correct sampling. The external clock must be guaranteed to have less than half the system clock frequency ( $f_{ExtClk} < f_{clk_l/O}/2$ ) given a 50/50% duty cycle. Since the edge detector uses sampling, the maximum frequency of an external clock it can detect is half the sampling frequency (Nyquist sampling theorem). However, due to variation of the system clock frequency and duty cycle caused by Oscillator source (crystal, resonator, and capacitors) tolerances, it is recommended that maximum frequency of an external clock source is less than  $f_{clk_l/O}/2.5$ .

An external clock source can not be prescaled.




Figure 31. Prescaler for Timer/Counter0 and Timer/Counter1<sup>(1)</sup>

Note: 1. The synchronization logic on the input pins (T1/T0) is shown in Figure 30.

# Special Function IO Register – SFIOR



#### • Bit 0 – PSR10: Prescaler Reset Timer/Counter1 and Timer/Counter0

When this bit is written to one, the Timer/Counter1 and Timer/Counter0 prescaler will be reset. The bit will be cleared by hardware after the operation is performed. Writing a zero to this bit will have no effect. Note that Timer/Counter1 and Timer/Counter0 share the same prescaler and a reset of this prescaler will affect both timers. This bit will always be read as zero.





16-bit Timer/Counter1	<ul> <li>The 16-bit Timer/Counter unit allows accurate program execution timing (event management), wave generation, and signal timing measurement. The main features are:</li> <li>True 16-bit Design (i.e., allows 16-bit PWM)</li> <li>Two Independent Output Compare Units</li> <li>Double Buffered Output Compare Registers</li> <li>One Input Capture Unit</li> <li>Input Capture Noise Canceler</li> <li>Clear Timer on Compare Match (Auto Reload)</li> <li>Glitch-free, Phase Correct Pulse Width Modulator (PWM)</li> <li>Variable PWM Period</li> <li>Frequency Generator</li> <li>External Event Counter</li> <li>Four Independent Interrupt Sources (TOV1, OCF1A, OCF1B, and ICF1)</li> </ul>
Overview	Most register and bit references in this section are written in general form. A lower case "n" replaces the Timer/Counter number, and a lower case "x" replaces the Output Compare unit channel. However, when using the register or bit defines in a program, the precise form must be used i.e., TCNT1 for accessing Timer/Counter1 counter value and so on.
	A simplified block diagram of the 16-bit Timer/Counter is shown in Figure 32. For the actual placement of I/O pins, refer to "Pin Configurations" on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "16-bit Timer/Counter Register Description" on page 95.





Figure 32. 16-bit Timer/Counter Block Diagram<sup>(1)</sup>



The *Timer/Counter* (TCNT1), *Output Compare Registers* (OCR1A/B), and *Input Capture Register* (ICR1) are all 16-bit registers. Special procedures must be followed when accessing the 16-bit registers. These procedures are described in the section "Accessing 16-bit Registers" on page 77. The *Timer/Counter Control Registers* (TCCR1A/B) are 8-bit registers and have no CPU access restrictions. Interrupt requests (abbreviated to Int.Req. in the figure) signals are all visible in the *Timer Interrupt Flag Register* (TIFR). All interrupts are individually masked with the *Timer Interrupt Mask Register* (TIMSK). TIFR and TIMSK are not shown in the figure since these registers are shared by other timer units.

The Timer/Counter can be clocked internally, via the prescaler, or by an external clock source on the T1 pin. The Clock Select logic block controls which clock source and edge the Timer/Counter uses to increment (or decrement) its value. The Timer/Counter is inactive when no clock source is selected. The output from the clock select logic is referred to as the timer clock ( $clk_{T1}$ ).

The double buffered Output Compare Registers (OCR1A/B) are compared with the Timer/Counter value at all time. The result of the compare can be used by the waveform generator to generate a PWM or variable frequency output on the Output Compare Pin (OC1A/B). See "Output Compare Units" on page 83. The Compare Match event will also



Registers



set the Compare Match Flag (OCF1A/B) which can be used to generate an Output Compare interrupt request.

The Input Capture Register can capture the Timer/Counter value at a given external (edge triggered) event on either the Input Capture Pin (ICP1) or on the Analog Comparator pins (see "Analog Comparator" on page 190). The Input Capture unit includes a digital filtering unit (Noise Canceler) for reducing the chance of capturing noise spikes.

The TOP value, or maximum Timer/Counter value, can in some modes of operation be defined by either the OCR1A Register, the ICR1 Register, or by a set of fixed values. When using OCR1A as TOP value in a PWM mode, the OCR1A Register can not be used for generating a PWM output. However, the TOP value will in this case be double buffered allowing the TOP value to be changed in run time. If a fixed TOP value is required, the ICR1 Register can be used as an alternative, freeing the OCR1A to be used as PWM output.

Definitions

The following definitions are used extensively throughout the document:

#### Table 35. Definitions

BOTTOM	The counter reaches the <i>BOTTOM</i> when it becomes 0x0000.
MAX	The counter reaches its <i>MAX</i> imum when it becomes 0xFFFF (decimal 65535).
ТОР	The counter reaches the <i>TOP</i> when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be one of the fixed values: 0x00FF, 0x01FF, or 0x03FF, or to the value stored in the OCR1A or ICR1 Register. The assignment is dependent of the mode of operation.

#### Compatibility

The 16-bit Timer/Counter has been updated and improved from previous versions of the 16-bit AVR Timer/Counter. This 16-bit Timer/Counter is fully compatible with the earlier version regarding:

- All 16-bit Timer/Counter related I/O Register address locations, including Timer Interrupt Registers.
- Bit locations inside all 16-bit Timer/Counter Registers, including Timer Interrupt Registers.
- Interrupt Vectors.

The following control bits have changed name, but have same functionality and register location:

- PWM10 is changed to WGM10.
- PWM11 is changed to WGM11.
- CTC1 is changed to WGM12.

The following bits are added to the 16-bit Timer/Counter Control Registers:

- FOC1A and FOC1B are added to TCCR1A.
- WGM13 is added to TCCR1B.

The 16-bit Timer/Counter has improvements that will affect the compatibility in some special cases.

### Accessing 16-bit Registers

The TCNT1, OCR1A/B, and ICR1 are 16-bit registers that can be accessed by the AVR CPU via the 8-bit data bus. The 16-bit register must be byte accessed using two read or write operations. The 16-bit timer has a single 8-bit register for temporary storing of the High byte of the 16-bit access. The same temporary register is shared between all 16-bit registers within the 16-bit timer. Accessing the Low byte triggers the 16-bit read or write operation. When the Low byte of a 16-bit register is written by the CPU, the High byte stored in the temporary register, and the Low byte written are both copied into the 16-bit register in the same clock cycle. When the Low byte of a 16-bit register is read by the CPU, the High byte of the 16-bit register is copied into the temporary register in the same clock cycle as the Low byte is read.

Not all 16-bit accesses uses the temporary register for the High byte. Reading the OCR1A/B 16-bit registers does not involve using the temporary register.

To do a 16-bit write, the High byte must be written before the Low byte. For a 16-bit read, the Low byte must be read before the High byte.

The following code examples show how to access the 16-bit Timer Registers assuming that no interrupts updates the temporary register. The same principle can be used directly for accessing the OCR1A/B and ICR1 Registers. Note that when using "C", the compiler handles the 16-bit access.

Assembly Code Example<sup>(1)</sup>

```
...
; Set TCNT1 to 0x01FF
ldir17,0x01
ldir16,0xFF
out TCNT1H,r17
out TCNT1L,r16
; Read TCNT1 into r17:r16
in r16,TCNT1L
in r17,TCNT1H
....
```

C Code Example<sup>(1)</sup>

```
unsigned int i;
```

```
...
/* Set TCNT1 to 0x01FF */
TCNT1 = 0x1FF;
/* Read TCNT1 into i */
i = TCNT1;
....
```

Note: 1. The example code assumes that the part specific header file is included.

The assembly code example returns the TCNT1 value in the r17:r16 Register pair.

It is important to notice that accessing 16-bit registers are atomic operations. If an interrupt occurs between the two instructions accessing the 16-bit register, and the interrupt code updates the temporary register by accessing the same or any other of the 16-bit Timer Registers, then the result of the access outside the interrupt will be corrupted. Therefore, when both the main code and the interrupt code update the temporary register, the main code must disable the interrupts during the 16-bit access.





The following code examples show how to do an atomic read of the TCNT1 Register contents. Reading any of the OCR1A/B or ICR1 Registers can be done by using the same principle.

```
Assembly Code Example<sup>(1)</sup>
```

```
TIM16_ReadTCNT1:
```

```
; Save Global Interrupt Flag
in r18,SREG
; Disable interrupts
cli
; Read TCNT1 into r17:r16
in r16,TCNT1L
in r17,TCNT1H
; Restore Global Interrupt Flag
out SREG,r18
ret
```

C Code Example<sup>(1)</sup>

```
unsigned int TIM16_ReadTCNT1( void )
{
    unsigned char sreg;
    unsigned int i;
    /* Save Global Interrupt Flag */
    sreg = SREG;
    /* Disable interrupts */
    _CLI();
    /* Read TCNT1 into i */
    i = TCNT1;
    /* Restore Global Interrupt Flag */
    SREG = sreg;
    return i;
}
```

Note: 1. The example code assumes that the part specific header file is included.

The assembly code example returns the TCNT1 value in the r17:r16 Register pair.

The following code examples show how to do an atomic write of the TCNT1 Register contents. Writing any of the OCR1A/B or ICR1 Registers can be done by using the same principle.

```
Assembly Code Example<sup>(1)</sup>
TIM16_WriteTCNT1:
```

```
; Save Global Interrupt Flag
in r18,SREG
; Disable interrupts
cli
; Set TCNT1 to r17:r16
out TCNT1H,r17
out TCNT1L,r16
; Restore Global Interrupt Flag
out SREG,r18
ret
```

C Code Example<sup>(1)</sup>

```
void TIM16_WriteTCNT1( unsigned int i )
{
    unsigned char sreg;
    unsigned int i;
    /* Save Global Interrupt Flag */
    sreg = SREG;
    /* Disable interrupts */
    _CLI();
    /* Set TCNT1 to i */
    TCNT1 = i;
    /* Restore Global Interrupt Flag */
    SREG = sreg;
}
```

Note: 1. The example code assumes that the part specific header file is included.

The assembly code example requires that the r17:r16 Register pair contains the value to be written to TCNT1.

**Reusing the Temporary High** Byte Register If writing to more than one 16-bit register where the High byte is the same for all register written, then the High byte only needs to be written once. However, note that the same rule of atomic operation described previously also applies in this case.






### **Timer/Counter Clock** Sources

The Timer/Counter can be clocked by an internal or an external clock source. The clock source is selected by the clock select logic which is controlled by the clock select (CS12:0) bits located in the Timer/Counter Control Register B (TCCR1B). For details on clock sources and prescaler, see "Timer/Counter0 and Timer/Counter1 Prescalers" on page 72.

### **Counter Unit**

The main part of the 16-bit Timer/Counter is the programmable 16-bit bi-directional counter unit. Figure 33 shows a block diagram of the counter and its surroundings.

Figure 33. Counter Unit Block Diagram



Signal description (internal signals):

(

count	Increment or decrement TCNT1 by 1.
direction	Select between increment and decrement.
clear	Clear TCNT1 (set all bits to zero).
clk <sub>T1</sub>	Timer/Counter clock.
ТОР	Signalize that TCNT1 has reached maximum value.
воттом	Signalize that TCNT1 has reached minimum value (zero).

The 16-bit counter is mapped into two 8-bit I/O memory locations: counter high (TCNT1H) containing the upper eight bits of the counter, and Counter Low (TCNT1L) containing the lower eight bits. The TCNT1H Register can only be indirectly accessed by the CPU. When the CPU does an access to the TCNT1H I/O location, the CPU accesses the High byte temporary register (TEMP). The temporary register is updated with the TCNT1H value when the TCNT1L is read, and TCNT1H is updated with the temporary register value when TCNT1L is written. This allows the CPU to read or write the entire 16-bit counter value within one clock cycle via the 8-bit data bus. It is important to notice that there are special cases of writing to the TCNT1 Register when the counter is counting that will give unpredictable results. The special cases are described in the sections where they are of importance.

Depending on the mode of operation used, the counter is cleared, incremented, or decremented at each timer clock ( $clk_{T1}$ ). The  $clk_{T1}$  can be generated from an external or internal clock source, selected by the *clock select* bits (CS12:0). When no clock source is selected (CS12:0 = 0) the timer is stopped. However, the TCNT1 value can be accessed by the CPU, independent of whether  $clk_{T1}$  is present or not. A CPU write overrides (has priority over) all counter clear or count operations.

The counting sequence is determined by the setting of the *Waveform Generation mode* bits (WGM13:0) located in the *Timer/Counter Control Registers* A and B (TCCR1A and TCCR1B). There are close connections between how the counter behaves (counts) and how waveforms are generated on the Output Compare Outputs OC1x. For more details about advanced counting sequences and waveform generation, see "Modes of Operation" on page 86.

The *Timer/Counter Overflow* (TOV1) fLag is set according to the mode of operation selected by the WGM13:0 bits. TOV1 can be used for generating a CPU interrupt.

## Input Capture Unit

The Timer/Counter incorporates an Input Capture unit that can capture external events and give them a time-stamp indicating time of occurrence. The external signal indicating an event, or multiple events, can be applied via the ICP1 pin or alternatively, via the Analog Comparator unit. The time-stamps can then be used to calculate frequency, duty-cycle, and other features of the signal applied. Alternatively the time-stamps can be used for creating a log of the events.

The Input Capture unit is illustrated by the block diagram shown in Figure 34. The elements of the block diagram that are not directly a part of the Input Capture unit are gray shaded. The small "n" in register and bit names indicates the Timer/Counter number.




Figure 34. Input Capture Unit Block Diagram

When a change of the logic level (an event) occurs on the *Input Capture Pin* (ICP1), alternatively on the *Analog Comparator Output* (ACO), and this change confirms to the setting of the edge detector, a capture will be triggered. When a capture is triggered, the 16-bit value of the counter (TCNT1) is written to the *Input Capture Register* (ICR1). The *Input Capture Flag* (ICF1) is set at the same system clock as the TCNT1 value is copied into ICR1 Register. If enabled (TICIE1 = 1), the Input Capture Flag generates an Input Capture interrupt. The ICF1 Flag is automatically cleared when the interrupt is executed. Alternatively the ICF1 Flag can be cleared by software by writing a logical one to its I/O bit location.





Reading the 16-bit value in the *Input Capture Register* (ICR1) is done by first reading the Low byte (ICR1L) and then the High byte (ICR1H). When the Low byte is read the High byte is copied into the High byte temporary register (TEMP). When the CPU reads the ICR1H I/O location it will access the TEMP Register.

The ICR1 Register can only be written when using a Waveform Generation mode that utilizes the ICR1 Register for defining the counter's TOP value. In these cases the *Waveform Generation mode* (WGM13:0) bits must be set before the TOP value can be written to the ICR1 Register. When writing the ICR1 Register the High byte must be written to the ICR1H I/O location before the Low byte is written to ICR1L.

For more information on how to access the 16-bit registers refer to "Accessing 16-bit Registers" on page 77.

Input Capture Trigger Source The main trigger source for the Input Capture unit is the *Input Capture Pin* (ICP1). Timer/Counter 1 can alternatively use the Analog Comparator Output as trigger source for the Input Capture unit. The Analog Comparator is selected as trigger source by setting the *Analog Comparator Input Capture* (ACIC) bit in the *Analog Comparator Control and Status Register* (ACSR). Be aware that changing trigger source can trigger a capture. The Input Capture Flag must therefore be cleared after the change.

Both the *Input Capture Pin* (ICP1) and the *Analog Comparator Output* (ACO) inputs are sampled using the same technique as for the T1 pin (Figure 30 on page 72). The edge detector is also identical. However, when the noise canceler is enabled, additional logic is inserted before the edge detector, which increases the delay by four system clock cycles. Note that the input of the noise canceler and edge detector is always enabled unless the Timer/Counter is set in a Waveform Generation mode that uses ICR1 to define TOP.

An Input Capture can be triggered by software by controlling the port of the ICP1 pin.

Noise CancelerThe noise canceler improves noise immunity by using a simple digital filtering scheme.The noise canceler input is monitored over four samples, and all four must be equal for<br/>changing the output that in turn is used by the edge detector.

The noise canceler is enabled by setting the *Input Capture Noise Canceler* (ICNC1) bit in *Timer/Counter Control Register B* (TCCR1B). When enabled the noise canceler introduces additional four system clock cycles of delay from a change applied to the input, to the update of the ICR1 Register. The noise canceler uses the system clock and is therefore not affected by the prescaler.

**Using the Input Capture Unit** The main challenge when using the Input Capture unit is to assign enough processor capacity for handling the incoming events. The time between two events is critical. If the processor has not read the captured value in the ICR1 Register before the next event occurs, the ICR1 will be overwritten with a new value. In this case the result of the capture will be incorrect.

When using the Input Capture interrupt, the ICR1 Register should be read as early in the interrupt handler routine as possible. Even though the Input Capture interrupt has relatively high priority, the maximum interrupt response time is dependent on the maximum number of clock cycles it takes to handle any of the other interrupt requests.

Using the Input Capture unit in any mode of operation when the TOP value (resolution) is actively changed during operation, is not recommended.

Measurement of an external signal's duty cycle requires that the trigger edge is changed after each capture. Changing the edge sensing must be done as early as possible after the ICR1 Register has been read. After a change of the edge, the Input Capture Flag

(ICF1) must be cleared by software (writing a logical one to the I/O bit location). For measuring frequency only, the clearing of the ICF1 Flag is not required (if an interrupt handler is used).

**Output Compare Units** The 16-bit comparator continuously compares TCNT1 with the *Output Compare Register* (OCR1x). If TCNT equals OCR1x the comparator signals a match. A match will set the *Output Compare Flag* (OCF1x) at the next timer clock cycle. If enabled (OCIE1x = 1), the Output Compare Flag generates an Output Compare interrupt. The OCF1x Flag is automatically cleared when the interrupt is executed. Alternatively the OCF1x Flag can be cleared by software by writing a logical one to its I/O bit location. The waveform generator uses the match signal to generate an output according to operating mode set by the *Waveform Generation mode* (WGM13:0) bits and *Compare Output mode* (COM1x1:0) bits. The TOP and BOTTOM signals are used by the waveform generator for handling the special cases of the extreme values in some modes of operation (See "Modes of Operation" on page 86.)

A special feature of Output Compare unit A allows it to define the Timer/Counter TOP value (i.e. counter resolution). In addition to the counter resolution, the TOP value defines the period time for waveforms generated by the waveform generator.

Figure 35 shows a block diagram of the Output Compare unit. The small "n" in the register and bit names indicates the device number (n = 1 for Timer/Counter 1), and the "x" indicates Output Compare unit (A/B). The elements of the block diagram that are not directly a part of the Output Compare unit are gray shaded.




Figure 35. Output Compare Unit, Block Diagram

The OCR1x Register is double buffered when using any of the twelve *Pulse Width Mod-ulation* (PWM) modes. For the normal and *Clear Timer on Compare* (CTC) modes of operation, the double buffering is disabled. The double buffering synchronizes the




	update of the OCR1x Compare Register to either TOP or BOTTOM of the counting sequence. The synchronization prevents the occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.
	The OCR1x Register access may seem complex, but this is not case. When the double buffering is enabled, the CPU has access to the OCR1x Buffer Register, and if double buffering is disabled the CPU will access the OCR1x directly. The content of the OCR1x (Buffer or Compare) Register is only changed by a write operation (the Timer/Counter does not update this register automatically as the TCNT1 and ICR1 Register). Therefore OCR1x is not read via the High byte temporary register (TEMP). However, it is a good practice to read the Low byte first as when accessing other 16-bit registers. Writing the OCR1x Registers must be done via the TEMP Register since the compare of all 16-bit is done continuously. The High byte (OCR1xH) has to be written first. When the High byte I/O location is written by the CPU, the TEMP Register will be updated by the value written. Then when the Low byte (OCR1xL) is written to the lower eight bits, the High byte will be copied into the upper 8-bits of either the OCR1x buffer or OCR1x Compare Register in the same system clock cycle.
	For more information of how to access the 16-bit registers refer to "Accessing 16-bit Registers" on page 77.
Force Output Compare	In non-PWM Waveform Generation modes, the match output of the comparator can be forced by writing a one to the <i>Force Output Compare</i> (FOC1x) bit. Forcing Compare Match will not set the OCF1x Flag or reload/clear the timer, but the OC1x pin will be updated as if a real Compare Match had occurred (the COM1x1:0 bits settings define whether the OC1x pin is set, cleared or toggled).
Compare Match Blocking by TCNT1 Write	All CPU writes to the TCNT1 Register will block any Compare Match that occurs in the next timer clock cycle, even when the timer is stopped. This feature allows OCR1x to be initialized to the same value as TCNT1 without triggering an interrupt when the Timer/Counter clock is enabled.
Using the Output Compare Unit	Since writing TCNT1 in any mode of operation will block all compare matches for one timer clock cycle, there are risks involved when changing TCNT1 when using any of the Output Compare channels, independent of whether the Timer/Counter is running or not. If the value written to TCNT1 equals the OCR1x value, the Compare Match will be missed, resulting in incorrect waveform generation. Do not write the TCNT1 equal to TOP in PWM modes with variable TOP values. The Compare Match for the TOP will be ignored and the counter will continue to 0xFFFF. Similarly, do not write the TCNT1 value equal to BOTTOM when the counter is downcounting.
	The setup of the OC1x should be performed before setting the Data Direction Register for the port pin to output. The easiest way of setting the OC1x value is to use the Force Output Compare (FOC1x) strobe bits in Normal mode. The OC1x Register keeps its value even when changing between Waveform Generation modes.
	Be aware that the COM1x1:0 bits are not double buffered together with the compare value. Changing the COM1x1:0 bits will take effect immediately.

### Compare Match Output Unit

The *Compare Output mode* (COM1x1:0) bits have two functions. The waveform generator uses the COM1x1:0 bits for defining the Output Compare (OC1x) state at the next Compare Match. Secondly the COM1x1:0 bits control the OC1x pin output source. Figure 36 shows a simplified schematic of the logic affected by the COM1x1:0 bit setting. The I/O Registers, I/O bits, and I/O pins in the figure are shown in bold. Only the parts of the general I/O Port Control Registers (DDR and PORT) that are affected by the COM1x1:0 bits are shown. When referring to the OC1x state, the reference is for the internal OC1x Register, not the OC1x pin. If a System Reset occur, the OC1x Register is reset to "0".

Figure 36. Compare Match Output Unit, Schematic



The general I/O port function is overridden by the Output Compare (OC1x) from the waveform generator if either of the COM1x1:0 bits are set. However, the OC1x pin direction (input or output) is still controlled by the *Data Direction Register* (DDR) for the port pin. The Data Direction Register bit for the OC1x pin (DDR\_OC1x) must be set as output before the OC1x value is visible on the pin. The port override function is generally independent of the Waveform Generation mode, but there are some exceptions. Refer to Table 36, Table 37 and Table 38 for details.


The design of the Output Compare Pin logic allows initialization of the OC1x state before the output is enabled. Note that some COM1x1:0 bit settings are reserved for certain modes of operation. See "16-bit Timer/Counter Register Description" on page 95.


The COM1x1:0 bits have no effect on the Input Capture unit.



	1		
<b>Z</b> I			
			- 7 A

Compare Output Mode and Waveform Generation	The waveform generator uses the COM1x1:0 bits differently in normal, CTC, and PWM modes. For all modes, setting the COM1x1:0 = 0 tells the waveform generator that no action on the OC1x Register is to be performed on the next Compare Match. For compare output actions in the non-PWM modes refer to Table 36 on page 95. For fast PWM mode refer to Table 37 on page 96, and for phase correct and phase and frequency correct PWM refer to Table 38 on page 96.
	A change of the COM1x1:0 bits state will have effect at the first Compare Match after the bits are written. For non-PWM modes, the action can be forced to have immediate effect by using the FOC1x strobe bits.
Modes of Operation	The mode of operation (i.e., the behavior of the Timer/Counter and the Output Compare pins) is defined by the combination of the <i>Waveform Generation mode</i> (WGM13:0) and <i>Compare Output mode</i> (COM1x1:0) bits. The Compare Output mode bits do not affect the counting sequence, while the Waveform Generation mode bits do. The COM1x1:0 bits control whether the PWM output generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modes the COM1x1:0 bits control whether the output should be set, cleared or toggle at a Compare Match. See "Compare Match Output Unit" on page 85.
	For detailed timing information refer to "Timer/Counter Timing Diagrams" on page 93.
Normal Mode	The simplest mode of operation is the <i>Normal</i> mode (WGM13:0 = 0). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 16-bit value (MAX = 0xFFFF) and then restarts from the BOTTOM (0x0000). In normal operation the <i>Timer/Counter Overflow Flag</i> (TOV1) will be set in the same timer clock cycle as the TCNT1 becomes zero. The TOV1 Flag in this case behaves like a 17th bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the TOV1 Flag, the timer resolution can be increased by software. There are no special cases to consider in the Normal mode, a new counter value can be written anytime.
	The Input Capture unit is easy to use in Normal mode. However, observe that the maxi- mum interval between the external events must not exceed the resolution of the counter. If the interval between events are too long, the timer overflow interrupt or the prescaler must be used to extend the resolution for the capture unit.
	The Output Compare units can be used to generate interrupts at some given time. Using the Output Compare to generate waveforms in Normal mode is not recommended, since this will occupy too much of the CPU time.
Clear Timer on Compare Match (CTC) Mode	In <i>Clear Timer on Compare</i> or CTC mode (WGM13:0 = 4 or 12), the OCR1A or ICR1 Register are used to manipulate the counter resolution. In CTC mode the counter is cleared to zero when the counter value (TCNT1) matches either the OCR1A (WGM13:0 = 4) or the ICR1 (WGM13:0 = 12). The OCR1A or ICR1 define the top value for the counter, hence also its resolution. This mode allows greater control of the Compare Match output frequency. It also simplifies the operation of counting external events.
	The timing diagram for the CTC mode is shown in Figure 37. The counter value (TCNT1) increases until a Compare Match occurs with either OCR1A or ICR1, and then counter (TCNT1) is cleared.





An interrupt can be generated at each time the counter value reaches the TOP value by either using the OCF1A or ICF1 Flag according to the register used to define the TOP value. If the interrupt is enabled, the interrupt handler routine can be used for updating the TOP value. However, changing the TOP to a value close to BOTTOM when the counter is running with none or a low prescaler value must be done with care since the CTC mode does not have the double buffering feature. If the new value written to OCR1A or ICR1 is lower than the current value of TCNT1, the counter will miss the Compare Match. The counter will then have to count to its maximum value (0xFFFF) and wrap around starting at 0x0000 before the Compare Match can occur. In many cases this feature is not desirable. An alternative will then be to use the fast PWM mode using OCR1A for defining TOP (WGM13:0 = 15) since the OCR1A then will be double buffered.

For generating a waveform output in CTC mode, the OC1A output can be set to toggle its logical level on each Compare Match by setting the Compare Output mode bits to toggle mode (COM1A1:0 = 1). The OC1A value will not be visible on the port pin unless the data direction for the pin is set to output (DDR\_OC1A = 1). The waveform generated will have a maximum frequency of  $f_{OC1A} = f_{clk\_I/O}/2$  when OCR1A is set to zero (0x0000). The waveform frequency is defined by the following equation:

$$f_{OCnA} = \frac{f_{clk\_l/O}}{2 \cdot N \cdot (1 + OCRnA)}$$

The N variable represents the prescaler factor (1, 8, 64, 256, or 1024).

As for the Normal mode of operation, the TOV1 Flag is set in the same timer clock cycle that the counter counts from MAX to 0x0000.

Fast PWM ModeThe fast Pulse Width Modulation or fast PWM mode (WGM13:0 = 5, 6, 7, 14, or 15) provides a high frequency PWM waveform generation option. The fast PWM differs from the other PWM options by its single-slope operation. The counter counts from BOTTOM to TOP then restarts from BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC1x) is set on the Compare Match between TCNT1 and OCR1x, and cleared at TOP. In inverting Compare Output mode output is cleared on Compare Match and set at TOP. Due to the single-slope operation, the operating frequency of the fast PWM mode can be twice as high as the phase correct and phase and frequency correct PWM modes that use dual-slope operation. This high frequency makes the fast PWM mode well suited for power regulation, rectification, and DAC applications. High fre-






quency allows physically small sized external components (coils, capacitors), hence reduces total system cost.

The PWM resolution for fast PWM can be fixed to 8-, 9-, or 10-bit, or defined by either ICR1 or OCR1A. The minimum resolution allowed is 2-bit (ICR1 or OCR1A set to 0x0003), and the maximum resolution is 16-bit (ICR1 or OCR1A set to MAX). The PWM resolution in bits can be calculated by using the following equation:

$$R_{FPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In fast PWM mode the counter is incremented until the counter value matches either one of the fixed values 0x00FF, 0x01FF, or 0x03FF (WGM13:0 = 5, 6, or 7), the value in ICR1 (WGM13:0 = 14), or the value in OCR1A (WGM13:0 = 15). The counter is then cleared at the following timer clock cycle. The timing diagram for the fast PWM mode is shown in Figure 38. The figure shows fast PWM mode when OCR1A or ICR1 is used to define TOP. The TCNT1 value is in the timing diagram shown as a histogram for illustrating the single-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT1 slopes represent compare matches between OCR1x and TCNT1. The OC1x Interrupt Flag will be set when a Compare Match occurs.

#### Figure 38. Fast PWM Mode, Timing Diagram



The Timer/Counter Overflow Flag (TOV1) is set each time the counter reaches TOP. In addition the OCF1A or ICF1 Flag is set at the same timer clock cycle as TOV1 is set when either OCR1A or ICR1 is used for defining the TOP value. If one of the interrupts are enabled, the interrupt handler routine can be used for updating the TOP and compare values.

When changing the TOP value the program must ensure that the new TOP value is higher or equal to the value of all of the Compare Registers. If the TOP value is lower than any of the Compare Registers, a Compare Match will never occur between the TCNT1 and the OCR1x. Note that when using fixed TOP values the unused bits are masked to zero when any of the OCR1x Registers are written.

The procedure for updating ICR1 differs from updating OCR1A when used for defining the TOP value. The ICR1 Register is not double buffered. This means that if ICR1 is changed to a low value when the counter is running with none or a low prescaler value, there is a risk that the new ICR1 value written is lower than the current value of TCNT1. The result will then be that the counter will miss the Compare Match at the TOP value. The counter will then have to count to the MAX value (0xFFF) and wrap around start-

ing at 0x0000 before the Compare Match can occur. The OCR1A Register, however, is double buffered. This feature allows the OCR1A I/O location to be written anytime. When the OCR1A I/O location is written the value written will be put into the OCR1A Buffer Register. The OCR1A Compare Register will then be updated with the value in the Buffer Register at the next timer clock cycle the TCNT1 matches TOP. The update is done at the same timer clock cycle as the TCNT1 is cleared and the TOV1 Flag is set.

Using the ICR1 Register for defining TOP works well when using fixed TOP values. By using ICR1, the OCR1A Register is free to be used for generating a PWM output on OC1A. However, if the base PWM frequency is actively changed (by changing the TOP value), using the OCR1A as TOP is clearly a better choice due to its double buffer feature.

In fast PWM mode, the compare units allow generation of PWM waveforms on the OC1x pins. Setting the COM1x1:0 bits to 2 will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COM1x1:0 to 3. See Table 37 on page 96. The actual OC1x value will only be visible on the port pin if the data direction for the port pin is set as output (DDR\_OC1x). The PWM waveform is generated by setting (or clearing) the OC1x Register at the Compare Match between OCR1x and TCNT1, and clearing (or setting) the OC1x Register at the timer clock cycle the counter is cleared (changes from TOP to BOTTOM).

The PWM frequency for the output can be calculated by the following equation:

$$f_{OCnxPWM} = \frac{f_{clk\_l/O}}{N \cdot (1 + TOP)}$$

The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCR1x Register represents special cases when generating a PWM waveform output in the fast PWM mode. If the OCR1x is set equal to BOTTOM (0x0000) the output will be a narrow spike for each TOP+1 timer clock cycle. Setting the OCR1x equal to TOP will result in a constant high or low output (depending on the polarity of the output set by the COM1x1:0 bits.)

A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved by setting OC1A to toggle its logical level on each Compare Match (COM1A1:0 = 1). This applies only if OCR1A is used to define the TOP value (WGM13:0 = 15). The waveform generated will have a maximum frequency of  $f_{OC1A} = f_{clk\_l/O}/2$  when OCR1A is set to zero (0x0000). This feature is similar to the OC1A toggle in CTC mode, except the double buffer feature of the Output Compare unit is enabled in the fast PWM mode.

Phase Correct PWM Mode The phase correct Pulse Width Modulation or phase correct PWM mode (WGM13:0 = 1, 2, 3, 10, or 11) provides a high resolution phase correct PWM waveform generation option. The phase correct PWM mode is, like the phase and frequency correct PWM mode, based on a dual-slope operation. The counter counts repeatedly from BOTTOM (0x0000) to TOP and then from TOP to BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC1x) is cleared on the Compare Match between TCNT1 and OCR1x while upcounting, and set on the Compare Match while downcounting. In inverting Output Compare mode, the operation is inverted. The dual-slope operation has lower maximum operation frequency than single slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

The PWM resolution for the phase correct PWM mode can be fixed to 8-, 9-, or 10-bit, or defined by either ICR1 or OCR1A. The minimum resolution allowed is 2-bit (ICR1 or






OCR1A set to 0x0003), and the maximum resolution is 16-bit (ICR1 or OCR1A set to MAX). The PWM resolution in bits can be calculated by using the following equation:

$$R_{PCPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In phase correct PWM mode the counter is incremented until the counter value matches either one of the fixed values 0x00FF, 0x01FF, or 0x03FF (WGM13:0 = 1, 2, or 3), the value in ICR1 (WGM13:0 = 10), or the value in OCR1A (WGM13:0 = 11). The counter has then reached the TOP and changes the count direction. The TCNT1 value will be equal to TOP for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 39. The figure shows phase correct PWM mode when OCR1A or ICR1 is used to define TOP. The TCNT1 value is in the timing diagram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT1 slopes represent compare matches between OCR1x and TCNT1. The OC1x Interrupt Flag will be set when a Compare Match occurs.





The Timer/Counter Overflow Flag (TOV1) is set each time the counter reaches BOT-TOM. When either OCR1A or ICR1 is used for defining the TOP value, the OC1A or ICF1 Flag is set accordingly at the same timer clock cycle as the OCR1x Registers are updated with the double buffer value (at TOP). The Interrupt Flags can be used to generate an interrupt each time the counter reaches the TOP or BOTTOM value.

When changing the TOP value the program must ensure that the new TOP value is higher or equal to the value of all of the Compare Registers. If the TOP value is lower than any of the Compare Registers, a Compare Match will never occur between the TCNT1 and the OCR1x. Note that when using fixed TOP values, the unused bits are masked to zero when any of the OCR1x Registers are written. As the third period shown in Figure 39 illustrates, changing the TOP actively while the Timer/Counter is running in the Phase Correct mode can result in an unsymmetrical output. The reason for this can be found in the time of update of the OCR1x Register. Since the OCR1x update occurs at TOP, the PWM period starts and ends at TOP. This implies that the length of the falling slope is determined by the previous TOP value, while the length of the rising slope is determined by the new TOP value. When these two values differ the two slopes of the

period will differ in length. The difference in length gives the unsymmetrical result on the output.

It is recommended to use the Phase and Frequency Correct mode instead of the Phase Correct mode when changing the TOP value while the Timer/Counter is running. When using a static TOP value there are practically no differences between the two modes of operation.

In phase correct PWM mode, the compare units allow generation of PWM waveforms on the OC1x pins. Setting the COM1x1:0 bits to 2 will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COM1x1:0 to 3. See Table 38 on page 96. The actual OC1x value will only be visible on the port pin if the data direction for the port pin is set as output (DDR\_OC1x). The PWM waveform is generated by setting (or clearing) the OC1x Register at the Compare Match between OCR1x and TCNT1 when the counter increments, and clearing (or setting) the OC1x Register at Compare Match between OCR1x and TCNT1 when the counter decrements. The PWM frequency for the output when using phase correct PWM can be calculated by the following equation:

$$f_{OCnxPCPWM} = \frac{f_{\mathsf{clk\_l/O}}}{2 \cdot N \cdot TOP}$$

The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCR1x Register represent special cases when generating a PWM waveform output in the phase correct PWM mode. If the OCR1x is set equal to BOTTOM the output will be continuously low and if set equal to TOP the output will be continuously high for non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.

If OCR1A is used to define the TOP value (WMG13:0 = 11) and COM1A1:0 = 1, the OC1A output will toggle with a 50% duty cycle.

Phase and Frequency Correct PWM Mode The phase and frequency correct Pulse Width Modulation, or phase and frequency correct PWM mode (WGM13:0 = 8 or 9) provides a high resolution phase and frequency correct PWM mode is, like the phase correct PWM mode, based on a dual-slope operation. The counter counts repeatedly from BOTTOM (0x0000) to TOP and then from TOP to BOT-TOM. In non-inverting Compare Output mode, the Output Compare (OC1x) is cleared on the Compare Match between TCNT1 and OCR1x while upcounting, and set on the Compare Match while downcounting. In inverting Compare Output mode, the operation is inverted. The dual-slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

The main difference between the phase correct, and the phase and frequency correct PWM mode is the time the OCR1x Register is updated by the OCR1x Buffer Register, (see Figure 39 and Figure 40).

The PWM resolution for the phase and frequency correct PWM mode can be defined by either ICR1 or OCR1A. The minimum resolution allowed is 2-bit (ICR1 or OCR1A set to 0x0003), and the maximum resolution is 16-bit (ICR1 or OCR1A set to MAX). The PWM resolution in bits can be calculated using the following equation:

$$R_{PFCPWM} = \frac{\log(TOP + 1)}{\log(2)}$$

In phase and frequency correct PWM mode the counter is incremented until the counter value matches either the value in ICR1 (WGM13:0 = 8), or the value in OCR1A





(WGM13:0 = 9). The counter has then reached the TOP and changes the count direction. The TCNT1 value will be equal to TOP for one timer clock cycle. The timing diagram for the phase correct and frequency correct PWM mode is shown on Figure 40. The figure shows phase and frequency correct PWM mode when OCR1A or ICR1 is used to define TOP. The TCNT1 value is in the timing diagram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT1 slopes represent compare matches between OCR1x and TCNT1. The OC1x Interrupt Flag will be set when a Compare Match occurs.




Figure 40. Phase and Frequency Correct PWM Mode, Timing Diagram

The Timer/Counter Overflow Flag (TOV1) is set at the same timer clock cycle as the OCR1x Registers are updated with the double buffer value (at BOTTOM). When either OCR1A or ICR1 is used for defining the TOP value, the OC1A or ICF1 Flag set when TCNT1 has reached TOP. The Interrupt Flags can then be used to generate an interrupt each time the counter reaches the TOP or BOTTOM value.

When changing the TOP value the program must ensure that the new TOP value is higher or equal to the value of all of the Compare Registers. If the TOP value is lower than any of the Compare Registers, a Compare Match will never occur between the TCNT1 and the OCR1x.

As Figure 40 shows the output generated is, in contrast to the Phase Correct mode, symmetrical in all periods. Since the OCR1x Registers are updated at BOTTOM, the length of the rising and the falling slopes will always be equal. This gives symmetrical output pulses and is therefore frequency correct.

Using the ICR1 Register for defining TOP works well when using fixed TOP values. By using ICR1, the OCR1A Register is free to be used for generating a PWM output on OC1A. However, if the base PWM frequency is actively changed by changing the TOP value, using the OCR1A as TOP is clearly a better choice due to its double buffer feature.

In phase and frequency correct PWM mode, the compare units allow generation of PWM waveforms on the OC1x pins. Setting the COM1x1:0 bits to 2 will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COM1x1:0

to 3. See Table 38 on page 96. The actual OC1x value will only be visible on the port pin if the data direction for the port pin is set as output (DDR\_OC1x). The PWM waveform is generated by setting (or clearing) the OC1x Register at the Compare Match between OCR1x and TCNT1 when the counter increments, and clearing (or setting) the OC1x Register at Compare Match between OCR1x and TCNT1 when the counter decrements. The PWM frequency for the output when using phase and frequency correct PWM can be calculated by the following equation:

$$f_{OCnxPFCPWM} = \frac{f_{clk\_l/O}}{2 \cdot N \cdot TOP}$$

The N variable represents the prescaler divider (1, 8, 64, 256, or 1024).

The extreme values for the OCR1x Register represents special cases when generating a PWM waveform output in the phase correct PWM mode. If the OCR1x is set equal to BOTTOM the output will be continuously low and if set equal to TOP the output will be set to high for non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.

If OCR1A is used to define the TOP value (WGM13:0 = 9) and COM1A1:0 = 1, the OC1A output will toggle with a 50% duty cycle.

### Timer/Counter Timing Diagrams

The Timer/Counter is a synchronous design and the timer clock  $(clk_{T1})$  is therefore shown as a clock enable signal in the following figures. The figures include information on when Interrupt Flags are set, and when the OCR1x Register is updated with the OCR1x buffer value (only for modes utilizing double buffering). Figure 41 shows a timing diagram for the setting of OCF1x.




Figure 41. Timer/Counter Timing Diagram, Setting of OCF1x, no Prescaling

Figure 42 shows the same timing data, but with the prescaler enabled.








Figure 42. Timer/Counter Timing Diagram, Setting of OCF1x, with Prescaler (f<sub>clk I/O</sub>/8)

Figure 43 shows the count sequence close to TOP in various modes. When using phase and frequency correct PWM mode the OCR1x Register is updated at BOTTOM. The timing diagrams will be the same, but TOP should be replaced by BOTTOM, TOP-1 by BOTTOM+1 and so on. The same renaming applies for modes that set the TOV1 Flag at BOTTOM.

Figure 43. Timer/Counter Timing Diagram, no Prescaling





Figure 44 shows the same timing data, but with the prescaler enabled.



### 16-bit Timer/Counter Register Description

Timer/Counter 1 Control Register A – TCCR1A

Bit	7	6	5	4	3	2	1	0	_
	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	TCCR1A
Read/Write	R/W	R/W	R/W	R/W	W	W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7:6 - COM1A1:0: Compare Output Mode for channel A

#### • Bit 5:4 – COM1B1:0: Compare Output Mode for channel B

The COM1A1:0 and COM1B1:0 control the Output Compare Pins (OC1A and OC1B respectively) behavior. If one or both of the COM1A1:0 bits are written to one, the OC1A output overrides the normal port functionality of the I/O pin it is connected to. If one or both of the COM1B1:0 bit are written to one, the OC1B output overrides the normal port functionality of the I/O pin it is connected to. However, note that the *Data Direction Register* (DDR) bit corresponding to the OC1A or OC1B pin must be set in order to enable the output driver.

When the OC1A or OC1B is connected to the pin, the function of the COM1x1:0 bits is dependent of the WGM13:0 bits setting. Table 36 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to a normal or a CTC mode (non-PWM).

· ····································								
COM1A1/ COM1B1	COM1A0/ COM1B0	Description						
0	0	Normal port operation, OC1A/OC1B disconnected.						
0	1	Toggle OC1A/OC1B on Compare Match						
1	0	Clear OC1A/OC1B on Compare Match (Set output to low level)						
1	1	Set OC1A/OC1B on Compare Match (Set output to high level)						

Table 36. Compare Output Mode, Non-PWM





Table 37 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to the fast PWM mode.

Table 37. Compare Output Mode, Fast PWM<sup>(1)</sup>

COM1A1/ COM1B1	COM1A0/ COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	WGM13:0 = 15: Toggle OC1A on Compare Match, OC1B disconnected (normal port operation). For all other WGM1 settings, normal port operation, OC1A/OC1B disconnected.
1	0	Clear OC1A/OC1B on Compare Match, set OC1A/OC1B at TOP
1	1	Set OC1A/OC1B on Compare Match, clear OC1A/OC1B at TOP

 A special case occurs when OCR1A/OCR1B equals TOP and COM1A1/COM1B1 is set. In this case the Compare Match is ignored, but the set or clear is done at TOP. See "Fast PWM Mode" on page 87. for more details.

Table 38 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to the phase correct or the phase and frequency correct, PWM mode.

**Table 38.** Compare Output Mode, Phase Correct and Phase and Frequency Correct

 PWM<sup>(1)</sup>

COM1A1/ COM1B1	COM1A0/ COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	WGM13:0 = 9 or 14: Toggle OC1A on Compare Match, OC1B disconnected (normal port operation). For all other WGM1 settings, normal port operation, OC1A/OC1B disconnected.
1	0	Clear OC1A/OC1B on Compare Match when up-counting. Set OC1A/OC1B on Compare Match when downcounting.
1	1	Set OC1A/OC1B on Compare Match when up-counting. Clear OC1A/OC1B on Compare Match when downcounting.

Note: 1. A special case occurs when OCR1A/OCR1B equals TOP and COM1A1/COM1B1 is set. See "Phase Correct PWM Mode" on page 89. for more details.

#### • Bit 3 – FOC1A: Force Output Compare for channel A

#### • Bit 2 – FOC1B: Force Output Compare for channel B

The FOC1A/FOC1B bits are only active when the WGM13:0 bits specifies a non-PWM mode. However, for ensuring compatibility with future devices, these bits must be set to zero when TCCR1A is written when operating in a PWM mode. When writing a logical one to the FOC1A/FOC1B bit, an immediate Compare Match is forced on the waveform generation unit. The OC1A/OC1B output is changed according to its COM1x1:0 bits setting. Note that the FOC1A/FOC1B bits are implemented as strobes. Therefore it is the value present in the COM1x1:0 bits that determine the effect of the forced compare.

A FOC1A/FOC1B strobe will not generate any interrupt nor will it clear the timer in Clear Timer on Compare Match (CTC) mode using OCR1A as TOP.

The FOC1A/FOC1B bits are always read as zero.

#### • Bit 1:0 – WGM11:0: Waveform Generation Mode

Combined with the WGM13:2 bits found in the TCCR1B Register, these bits control the counting sequence of the counter, the source for maximum (TOP) counter value, and

what type of waveform generation to be used, see Table 39. Modes of operation supported by the Timer/Counter unit are: Normal mode (counter), Clear Timer on Compare Match (CTC) mode, and three types of Pulse Width Modulation (PWM) modes. (See "Modes of Operation" on page 86.)

Table 39. Waveform Generation Mode Bit Description


Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation <sup>(1)</sup>	ТОР	Update of OCR1x	TOV1 Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, Phase Correct, 8-bit	0x00FF	TOP	BOTTOM
2	0	0	1	0	PWM, Phase Correct, 9-bit	0x01FF	TOP	BOTTOM
3	0	0	1	1	PWM, Phase Correct, 10-bit	0x03FF	TOP	BOTTOM
4	0	1	0	0	СТС	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	TOP	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	TOP	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	TOP	ТОР
8	1	0	0	0	PWM, Phase and Frequency Correct	ICR1	BOTTOM	BOTTOM
9	1	0	0	1	PWM, Phase and Frequency Correct	OCR1A	BOTTOM	BOTTOM
10	1	0	1	0	PWM, Phase Correct	ICR1	TOP	BOTTOM
11	1	0	1	1	PWM, Phase Correct	OCR1A	TOP	BOTTOM
12	1	1	0	0	СТС	ICR1	Immediate	MAX
13	1	1	0	1	(Reserved)	_	_	-
14	1	1	1	0	Fast PWM	ICR1	TOP	ТОР
15	1	1	1	1	Fast PWM	OCR1A	TOP	TOP

Note: 1. The CTC1 and PWM11:0 bit definition names are obsolete. Use the WGM12:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.





#### Timer/Counter 1 Control Register B – TCCR1B



#### • Bit 7 – ICNC1: Input Capture Noise Canceler

Setting this bit (to one) activates the Input Capture Noise Canceler. When the noise canceler is activated, the input from the Input Capture Pin (ICP1) is filtered. The filter function requires four successive equal valued samples of the ICP1 pin for changing its output. The Input Capture is therefore delayed by four Oscillator cycles when the noise canceler is enabled.

#### • Bit 6 – ICES1: Input Capture Edge Select

This bit selects which edge on the Input Capture Pin (ICP1) that is used to trigger a capture event. When the ICES1 bit is written to zero, a falling (negative) edge is used as trigger, and when the ICES1 bit is written to one, a rising (positive) edge will trigger the capture.

When a capture is triggered according to the ICES1 setting, the counter value is copied into the Input Capture Register (ICR1). The event will also set the Input Capture Flag (ICF1), and this can be used to cause an Input Capture Interrupt, if this interrupt is enabled.

When the ICR1 is used as TOP value (see description of the WGM13:0 bits located in the TCCR1A and the TCCR1B Register), the ICP1 is disconnected and consequently the Input Capture function is disabled.

#### • Bit 5 – Reserved Bit

This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to zero when TCCR1B is written.

#### • Bit 4:3 – WGM13:2: Waveform Generation Mode

See TCCR1A Register description.

• Bit 2:0 - CS12:0: Clock Select


The three clock select bits select the clock source to be used by the Timer/Counter, see Figure 41 and Figure 42.

CS12	CS11	CS10	Description
0	0	0	No clock source. (Timer/Counter stopped)
0	0	1	clk <sub>I/O</sub> /1 (No prescaling)
0	1	0	clk <sub>I/O</sub> /8 (From prescaler)
0	1	1	clk <sub>I/O</sub> /64 (From prescaler)
1	0	0	clk <sub>I/O</sub> /256 (From prescaler)
1	0	1	clk <sub>I/O</sub> /1024 (From prescaler)
1	1	0	External clock source on T1 pin. Clock on falling edge.
1	1	1	External clock source on T1 pin. Clock on rising edge.

Table 40. Clock Select Bit Description

If external pin modes are used for the Timer/Counter1, transitions on the T1 pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.


# Timer/Counter 1 – TCNT1H and TCNT1L



The two *Timer/Counter* I/O locations (TCNT1H and TCNT1L, combined TCNT1) give direct access, both for read and for write operations, to the Timer/Counter unit 16-bit counter. To ensure that both the high and Low bytes are read and written simultaneously when the CPU accesses these registers, the access is performed using an 8-bit temporary High byte Register (TEMP). This temporary register is shared by all the other 16-bit registers. See "Accessing 16-bit Registers" on page 77.

Modifying the counter (TCNT1) while the counter is running introduces a risk of missing a Compare Match between TCNT1 and one of the OCR1x Registers.

Writing to the TCNT1 Register blocks (removes) the Compare Match on the following timer clock for all compare units.




The Output Compare Registers contain a 16-bit value that is continuously compared with the counter value (TCNT1). A match can be used to generate an Output Compare Interrupt, or to generate a waveform output on the OC1x pin.

The Output Compare Registers are 16-bit in size. To ensure that both the high and Low bytes are written simultaneously when the CPU writes to these registers, the access is performed using an 8-bit temporary High byte Register (TEMP). This temporary register is shared by all the other 16-bit registers. See "Accessing 16-bit Registers" on page 77.





# Input Capture Register 1 – ICR1H and ICR1L



The Input Capture is updated with the counter (TCNT1) value each time an event occurs on the ICP1 pin (or optionally on the Analog Comparator Output for Timer/Counter1). The Input Capture can be used for defining the counter TOP value.

The Input Capture Register is 16-bit in size. To ensure that both the high and Low bytes are read simultaneously when the CPU accesses these registers, the access is performed using an 8-bit temporary High byte Register (TEMP). This temporary register is shared by all the other 16-bit registers. See "Accessing 16-bit Registers" on page 77.

### Timer/Counter Interrupt Mask

Register -	
------------	--

Bit	7	6	5	4	3	2	1	0	_
	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	-	TOIE0	TIMSK
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

Note: 1. This register contains interrupt control bits for several Timer/Counters, but only Timer1 bits are described in this section. The remaining bits are described in their respective timer sections.

#### • Bit 5 – TICIE1: Timer/Counter1, Input Capture Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Input Capture Interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 44) is executed when the ICF1 Flag, located in TIFR, is set.

#### • Bit 4 – OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Output Compare A match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 44) is executed when the OCF1A Flag, located in TIFR, is set.

#### • Bit 3 – OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Output Compare B match interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 44) is executed when the OCF1B Flag, located in TIFR, is set.

#### • Bit 2 – TOIE1: Timer/Counter1, Overflow Interrupt Enable

When this bit is written to one, and the I-flag in the Status Register is set (interrupts globally enabled), the Timer/Counter1 Overflow Interrupt is enabled. The corresponding Interrupt Vector (see "Interrupts" on page 44) is executed when the TOV1 Flag, located in TIFR, is set.

#### Timer/Counter Interrupt Flag Register – TIFR<sup>(1)</sup>

Bit	7	6	5	4	3	2	1	0	_
	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	-	TOV0	TIFR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Initial Value	0	0	0	0	0	0	0	0	

Note: 1. This register contains flag bits for several Timer/Counters, but only Timer1 bits are described in this section. The remaining bits are described in their respective timer sections.

#### • Bit 5 – ICF1: Timer/Counter1, Input Capture Flag

This flag is set when a capture event occurs on the ICP1 pin. When the Input Capture Register (ICR1) is set by the WGM13:0 to be used as the TOP value, the ICF1 Flag is set when the counter reaches the TOP value.

ICF1 is automatically cleared when the Input Capture Interrupt Vector is executed. Alternatively, ICF1 can be cleared by writing a logic one to its bit location.

#### Bit 4 – OCF1A: Timer/Counter1, Output Compare A Match Flag

This flag is set in the timer clock cycle after the counter (TCNT1) value matches the Output Compare Register A (OCR1A).

Note that a Forced Output Compare (FOC1A) strobe will not set the OCF1A Flag.

OCF1A is automatically cleared when the Output Compare Match A Interrupt Vector is executed. Alternatively, OCF1A can be cleared by writing a logic one to its bit location.

#### • Bit 3 – OCF1B: Timer/Counter1, Output Compare B Match Flag

This flag is set in the timer clock cycle after the counter (TCNT1) value matches the Output Compare Register B (OCR1B).

Note that a Forced Output Compare (FOC1B) strobe will not set the OCF1B Flag.

OCF1B is automatically cleared when the Output Compare Match B Interrupt Vector is executed. Alternatively, OCF1B can be cleared by writing a logic one to its bit location.

#### • Bit 2 – TOV1: Timer/Counter1, Overflow Flag

The setting of this flag is dependent of the WGM13:0 bits setting. In normal and CTC modes, the TOV1 Flag is set when the timer overflows. Refer to Table 39 on page 97 for the TOV1 Flag behavior when using another WGM13:0 bit setting.

TOV1 is automatically cleared when the Timer/Counter1 Overflow Interrupt Vector is executed. Alternatively, TOV1 can be cleared by writing a logic one to its bit location.





## 8-bit Timer/Counter2 with PWM and Asynchronous Operation


Timer/Counter2 is a general purpose, single channel, 8-bit Timer/Counter module. The main features are:

- Single Channel Counter
- Clear Timer on Compare Match (Auto Reload)
- Glitch-free, phase Correct Pulse Width Modulator (PWM)
- Frequency Generator
- 10-bit Clock Prescaler
- Overflow and Compare Match Interrupt Sources (TOV2 and OCF2)
- Allows Clocking from External 32 kHz Watch Crystal Independent of the I/O Clock

**Overview** 

A simplified block diagram of the 8-bit Timer/Counter is shown in Figure 45. For the actual placement of I/O pins, refer to "Pin Configurations" on page 2. CPU accessible I/O Registers, including I/O bits and I/O pins, are shown in bold. The device-specific I/O Register and bit locations are listed in the "8-bit Timer/Counter Register Description" on page 115.

Figure 45. 8-bit Timer/Counter Block Diagram



Registers	Interrupt req Register (TI Register (TII	Counter (TCNT2) and Output Compare Register (OCR2) are 8-bit registers. Juest (shorten as Int.Req.) signals are all visible in the Timer Interrupt Flag FR). All interrupts are individually masked with the Timer Interrupt Mask MSK). TIFR and TIMSK are not shown in the figure since these registers are ther timer units.		
	clocked from operation is logic block of ment) its va	Counter can be clocked internally, via the prescaler, or asynchronously n the TOSC1/2 pins, as detailed later in this section. The asynchronous controlled by the Asynchronous Status Register (ASSR). The Clock Select controls which clock source the Timer/Counter uses to increment (or decrelue. The Timer/Counter is inactive when no clock source is selected. The the clock select logic is referred to as the timer clock ( $clk_{T2}$ ).		
	Timer/Count form genera Pin (OC2). F event will als	e buffered Output Compare Register (OCR2) is compared with the ter value at all times. The result of the compare can be used by the wave- tor to generate a PWM or variable frequency output on the Output Compare For details, see "Output Compare Unit" on page 105. The Compare Match so set the Compare Flag (OCF2) which can be used to generate an Output errupt request.		
Definitions	Many register and bit references in this document are written in general form. A lower case "n" replaces the Timer/Counter number, in this case 2. However, when using the register or bit defines in a program, the precise form must be used (i.e., TCNT2 for accessing Timer/Counter2 counter value and so on).			
	The definitions in Table 41 are also used extensively throughout the document.			
	Table 41. Definitions			
	BOTTOM	The counter reaches the BOTTOM when it becomes zero (0x00).		
	MAX	The counter reaches its MAXimum when it becomes 0xFF (decimal 255).		
	ТОР	The counter reaches the TOP when it becomes equal to the highest value in the count sequence. The TOP value can be assigned to be the fixed value 0xFF (MAX) or the value stored in the OCR2 Register. The assignment is dependent on the mode of operation.		
Timer/Counter Clock Sources	nous clock s When the As from the Tir asynchronou	Sounter can be clocked by an internal synchronous or an external asynchro- source. The clock source $clk_{T2}$ is by default equal to the MCU clock, $clk_{I/O}$ . S2 bit in the ASSR Register is written to logic one, the clock source is taken ner/Counter Oscillator connected to TOSC1 and TOSC2. For details on us operation, see "Asynchronous Status Register – ASSR" on page 117. For		


details on clock sources and prescaler, see "Timer/Counter Prescaler" on page 121.



### **Counter Unit**

The main part of the 8-bit Timer/Counter is the programmable bi-directional counter unit. Figure 46 shows a block diagram of the counter and its surrounding environment.

#### Figure 46. Counter Unit Block Diagram



Signal description (internal signals):

count	Increment or decrement TCNT2 by 1.
direction	Selects between increment and decrement.
clear	Clear TCNT2 (set all bits to zero).
$clk_{T2}$	Timer/Counter clock.
ТОР	Signalizes that TCNT2 has reached maximum value.
BOTTOM	Signalizes that TCNT2 has reached minimum value (zero).

Depending on the mode of operation used, the counter is cleared, incremented, or decremented at each timer clock ( $clk_{T2}$ ).  $clk_{T2}$  can be generated from an external or internal clock source, selected by the clock select bits (CS22:0). When no clock source is selected (CS22:0 = 0) the timer is stopped. However, the TCNT2 value can be accessed by the CPU, regardless of whether  $clk_{T2}$  is present or not. A CPU write overrides (has priority over) all counter clear or count operations.

The counting sequence is determined by the setting of the WGM21 and WGM20 bits located in the Timer/Counter Control Register (TCCR2). There are close connections between how the counter behaves (counts) and how waveforms are generated on the Output Compare Output OC2. For more details about advanced counting sequences and waveform generation, see "Modes of Operation" on page 108.

The Timer/Counter Overflow (TOV2) Flag is set according to the mode of operation selected by the WGM21:0 bits. TOV2 can be used for generating a CPU interrupt.

### **Output Compare Unit**

The 8-bit comparator continuously compares TCNT2 with the Output Compare Register (OCR2). Whenever TCNT2 equals OCR2, the comparator signals a match. A match will set the Output Compare Flag (OCF2) at the next timer clock cycle. If enabled (OCIE2 = 1), the Output Compare Flag generates an Output Compare interrupt. The OCF2 Flag is automatically cleared when the interrupt is executed. Alternatively, the OCF2 Flag can be cleared by software by writing a logical one to its I/O bit location. The waveform generator uses the match signal to generate an output according to operating mode set by the WGM21:0 bits and Compare Output mode (COM21:0) bits. The max and bottom signals are used by the waveform generator for handling the special cases of the extreme values in some modes of operation (see "Modes of Operation" on page 108).

Figure 47 shows a block diagram of the Output Compare unit.




Figure 47. Output Compare Unit, Block Diagram

The OCR2 Register is double buffered when using any of the Pulse Width Modulation (PWM) modes. For the normal and Clear Timer on Compare (CTC) modes of operation, the double buffering is disabled. The double buffering synchronizes the update of the OCR2 Compare Register to either top or bottom of the counting sequence. The synchronization prevents the occurrence of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.

The OCR2 Register access may seem complex, but this is not case. When the double buffering is enabled, the CPU has access to the OCR2 Buffer Register, and if double buffering is disabled the CPU will access the OCR2 directly.




R

Force Output Compare	In non-PWM Waveform Generation modes, the match output of the comparator can be forced by writing a one to the Force Output Compare (FOC2) bit. Forcing Compare Match will not set the OCF2 Flag or reload/clear the timer, but the OC2 pin will be updated as if a real Compare Match had occurred (the COM21:0 bits settings define whether the OC2 pin is set, cleared or toggled).
Compare Match Blocking by TCNT2 Write	All CPU write operations to the TCNT2 Register will block any Compare Match that occurs in the next timer clock cycle, even when the timer is stopped. This feature allows OCR2 to be initialized to the same value as TCNT2 without triggering an interrupt when the Timer/Counter clock is enabled.
Using the Output Compare Unit	Since writing TCNT2 in any mode of operation will block all compare matches for one timer clock cycle, there are risks involved when changing TCNT2 when using the Output Compare channel, independently of whether the Timer/Counter is running or not. If the value written to TCNT2 equals the OCR2 value, the Compare Match will be missed, resulting in incorrect waveform generation. Similarly, do not write the TCNT2 value equal to BOTTOM when the counter is downcounting.
	The setup of the OC2 should be performed before setting the Data Direction Register for the port pin to output. The easiest way of setting the OC2 value is to use the Force Output Compare (FOC2) strobe bit in Normal mode. The OC2 Register keeps its value even when changing between waveform generation modes.
	Be aware that the COM21:0 bits are not double buffered together with the compare value. Changing the COM21:0 bits will take effect immediately.

### Compare Match Output Unit

The Compare Output mode (COM21:0) bits have two functions. The waveform generator uses the COM21:0 bits for defining the Output Compare (OC2) state at the next Compare Match. Also, the COM21:0 bits control the OC2 pin output source. Figure 48 shows a simplified schematic of the logic affected by the COM21:0 bit setting. The I/O Registers, I/O bits, and I/O pins in the figure are shown in bold. Only the parts of the general I/O Port Control Registers (DDR and PORT) that are affected by the COM21:0 bits are shown. When referring to the OC2 state, the reference is for the internal OC2 Register, not the OC2 pin.





The general I/O port function is overridden by the Output Compare (OC2) from the waveform generator if either of the COM21:0 bits are set. However, the OC2 pin direction (input or output) is still controlled by the Data Direction Register (DDR) for the port pin. The Data Direction Register bit for the OC2 pin (DDR\_OC2) must be set as output before the OC2 value is visible on the pin. The port override function is independent of the Waveform Generation mode.

The design of the Output Compare Pin logic allows initialization of the OC2 state before the output is enabled. Note that some COM21:0 bit settings are reserved for certain modes of operation. See "8-bit Timer/Counter Register Description" on page 115.



IIIEL
(R)

Compare Output Mode and Waveform Generation	The Waveform Generator uses the COM21:0 bits differently in normal, CTC, and PWM modes. For all modes, setting the COM21:0 = 0 tells the waveform generator that no action on the OC2 Register is to be performed on the next Compare Match. For compare output actions in the non-PWM modes refer to Table 43 on page 116. For fast PWM mode, refer to Table 44 on page 116, and for phase correct PWM refer to Table 45 on page 116.
	A change of the COM21:0 bits state will have effect at the first Compare Match after the bits are written. For non-PWM modes, the action can be forced to have immediate effect by using the FOC2 strobe bits.
Modes of Operation	The mode of operation (i.e., the behavior of the Timer/Counter and the Output Compare pins) is defined by the combination of the Waveform Generation mode (WGM21:0) and Compare Output mode (COM21:0) bits. The Compare Output mode bits do not affect the counting sequence, while the Waveform Generation mode bits do. The COM21:0 bits control whether the PWM output generated should be inverted or not (inverted or non-inverted PWM). For non-PWM modes the COM21:0 bits control whether the output should be set, cleared, or toggled at a Compare Match (see "Compare Match Output Unit" on page 107).
	For detailed timing information refer to "Timer/Counter Timing Diagrams" on page 113.
Normal Mode	The simplest mode of operation is the Normal mode (WGM21:0 = 0). In this mode the counting direction is always up (incrementing), and no counter clear is performed. The counter simply overruns when it passes its maximum 8-bit value (TOP = 0xFF) and then restarts from the bottom (0x00). In normal operation the Timer/Counter Overflow Flag (TOV2) will be set in the same timer clock cycle as the TCNT2 becomes zero. The TOV2 Flag in this case behaves like a ninth bit, except that it is only set, not cleared. However, combined with the timer overflow interrupt that automatically clears the TOV2 Flag, the timer resolution can be increased by software. There are no special cases to consider in the Normal mode, a new counter value can be written anytime.
	The Output Compare unit can be used to generate interrupts at some given time. Using the Output Compare to generate waveforms in Normal mode is not recommended, since this will occupy too much of the CPU time.

## ATmega8(L)

#### Clear Timer on Compare Match (CTC) Mode

In Clear Timer on Compare or CTC mode (WGM21:0 = 2), the OCR2 Register is used to manipulate the counter resolution. In CTC mode the counter is cleared to zero when the counter value (TCNT2) matches the OCR2. The OCR2 defines the top value for the counter, hence also its resolution. This mode allows greater control of the Compare Match output frequency. It also simplifies the operation of counting external events.

The timing diagram for the CTC mode is shown in Figure 49. The counter value (TCNT2) increases until a Compare Match occurs between TCNT2 and OCR2, and then counter (TCNT2) is cleared.




Figure 49. CTC Mode, Timing Diagram

An interrupt can be generated each time the counter value reaches the TOP value by using the OCF2 Flag. If the interrupt is enabled, the interrupt handler routine can be used for updating the TOP value. However, changing the TOP to a value close to BOT-TOM when the counter is running with none or a low prescaler value must be done with care since the CTC mode does not have the double buffering feature. If the new value written to OCR2 is lower than the current value of TCNT2, the counter will miss the Compare Match. The counter will then have to count to its maximum value (0xFF) and wrap around starting at 0x00 before the Compare Match can occur.

For generating a waveform output in CTC mode, the OC2 output can be set to toggle its logical level on each Compare Match by setting the Compare Output mode bits to toggle mode (COM21:0 = 1). The OC2 value will not be visible on the port pin unless the data direction for the pin is set to output. The waveform generated will have a maximum frequency of  $f_{OC2} = f_{clk_l/O}/2$  when OCR2 is set to zero (0x00). The waveform frequency is defined by the following equation:

$$f_{OCn} = \frac{f_{\mathsf{clk\_l/O}}}{2 \cdot N \cdot (1 + OCRn)}$$

The N variable represents the prescale factor (1, 8, 32, 64, 128, 256, or 1024).

As for the Normal mode of operation, the TOV2 Flag is set in the same timer clock cycle that the counter counts from MAX to 0x00.







#### Fast PWM Mode

The fast Pulse Width Modulation or fast PWM mode (WGM21:0 = 3) provides a high frequency PWM waveform generation option. The fast PWM differs from the other PWM option by its single-slope operation. The counter counts from BOTTOM to MAX then restarts from BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC2) is cleared on the Compare Match between TCNT2 and OCR2, and set at BOT-TOM. In inverting Compare Output mode, the output is set on Compare Match and cleared at BOTTOM. Due to the single-slope operation, the operating frequency of the fast PWM mode can be twice as high as the phase correct PWM mode that uses dualslope operation. This high frequency makes the fast PWM mode well suited for power regulation, rectification, and DAC applications. High frequency allows physically small sized external components (coils, capacitors), and therefore reduces total system cost.

In fast PWM mode, the counter is incremented until the counter value matches the MAX value. The counter is then cleared at the following timer clock cycle. The timing diagram for the fast PWM mode is shown in Figure 50. The TCNT2 value is in the timing diagram shown as a histogram for illustrating the single-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT2 slopes represent compare matches between OCR2 and TCNT2.





The Timer/Counter Overflow Flag (TOV2) is set each time the counter reaches MAX. If the interrupt is enabled, the interrupt handler routine can be used for updating the compare value.

In fast PWM mode, the compare unit allows generation of PWM waveforms on the OC2 pin. Setting the COM21:0 bits to 2 will produce a non-inverted PWM and an inverted PWM output can be generated by setting the COM21:0 to 3 (see Table 44 on page 116). The actual OC2 value will only be visible on the port pin if the data direction for the port pin is set as output. The PWM waveform is generated by setting (or clearing) the OC2 Register at the Compare Match between OCR2 and TCNT2, and clearing (or setting) the OC2 Register at the timer clock cycle the counter is cleared (changes from MAX to BOTTOM).

The PWM frequency for the output can be calculated by the following equation:

$$f_{OCnPWM} = \frac{f_{clk\_l/O}}{N \cdot 256}$$

The N variable represents the prescale factor (1, 8, 32, 64, 128, 256, or 1024).

The extreme values for the OCR2 Register represent special cases when generating a PWM waveform output in the fast PWM mode. If the OCR2 is set equal to BOTTOM, the output will be a narrow spike for each MAX+1 timer clock cycle. Setting the OCR2 equal to MAX will result in a constantly high or low output (depending on the polarity of the output set by the COM21:0 bits.)

A frequency (with 50% duty cycle) waveform output in fast PWM mode can be achieved by setting OC2 to toggle its logical level on each Compare Match (COM21:0 = 1). The waveform generated will have a maximum frequency of  $f_{oc2} = f_{clk\_l/O}/2$  when OCR2 is set to zero. This feature is similar to the OC2 toggle in CTC mode, except the double buffer feature of the Output Compare unit is enabled in the fast PWM mode.


Phase Correct PWM Mode The phase correct PWM mode (WGM21:0 = 1) provides a high resolution phase correct PWM waveform generation option. The phase correct PWM mode is based on a dualslope operation. The counter counts repeatedly from BOTTOM to MAX and then from MAX to BOTTOM. In non-inverting Compare Output mode, the Output Compare (OC2) is cleared on the Compare Match between TCNT2 and OCR2 while upcounting, and set on the Compare Match while downcounting. In inverting Output Compare mode, the operation is inverted. The dual-slope operation has lower maximum operation frequency than single slope operation. However, due to the symmetric feature of the dual-slope PWM modes, these modes are preferred for motor control applications.

The PWM resolution for the phase correct PWM mode is fixed to eight bits. In phase correct PWM mode the counter is incremented until the counter value matches MAX. When the counter reaches MAX, it changes the count direction. The TCNT2 value will be equal to MAX for one timer clock cycle. The timing diagram for the phase correct PWM mode is shown on Figure 51. The TCNT2 value is in the timing diagram shown as a histogram for illustrating the dual-slope operation. The diagram includes non-inverted and inverted PWM outputs. The small horizontal line marks on the TCNT2 slopes represent compare matches between OCR2 and TCNT2.





Figure 51. Phase Correct PWM Mode, Timing Diagram



The Timer/Counter Overflow Flag (TOV2) is set each time the counter reaches BOT-TOM. The Interrupt Flag can be used to generate an interrupt each time the counter reaches the BOTTOM value.

In phase correct PWM mode, the compare unit allows generation of PWM waveforms on the OC2 pin. Setting the COM21:0 bits to 2 will produce a non-inverted PWM. An inverted PWM output can be generated by setting the COM21:0 to 3 (see Table 45 on page 116). The actual OC2 value will only be visible on the port pin if the data direction for the port pin is set as output. The PWM waveform is generated by clearing (or setting) the OC2 Register at the Compare Match between OCR2 and TCNT2 when the counter increments, and setting (or clearing) the OC2 Register at Compare Match between OCR2 and TCNT2 when the counter of the output when using phase correct PWM can be calculated by the following equation:

$$f_{OCnPCPWM} = \frac{f_{clk\_l/O}}{N \cdot 510}$$

The N variable represents the prescale factor (1, 8, 32, 64, 128, 256, or 1024).

The extreme values for the OCR2 Register represent special cases when generating a PWM waveform output in the phase correct PWM mode. If the OCR2 is set equal to BOTTOM, the output will be continuously low and if set equal to MAX the output will be continuously high for non-inverted PWM mode. For inverted PWM the output will have the opposite logic values.

At the very start of period 2 in Figure 51 OCn has a transition from high to low even though there is no Compare Match. The point of this transition is to guarantee symmetry around BOTTOM. There are two cases that give a transition without Compare Match:

 OCR2A changes its value from MAX, like in Figure 51. When the OCR2A value is MAX the OCn pin value is the same as the result of a down-counting Compare Match. To ensure symmetry around BOTTOM the OCn value at MAX must correspond to the result of an up-counting Compare Match. • The timer starts counting from a value higher than the one in OCR2A, and for that reason misses the Compare Match and hence the OCn change that would have happened on the way up.

# Timer/Counter Timing Diagrams

The following figures show the Timer/Counter in Synchronous mode, and the timer clock  $(clk_{T2})$  is therefore shown as a clock enable signal. In Asynchronous mode,  $clk_{I/O}$  should be replaced by the Timer/Counter Oscillator clock. The figures include information on when Interrupt Flags are set. Figure 52 contains timing data for basic Timer/Counter operation. The figure shows the count sequence close to the MAX value in all modes other than phase correct PWM mode.






Figure 53 shows the same timing data, but with the prescaler enabled.






Figure 54 shows the setting of OCF2 in all modes except CTC mode.









Figure 54. Timer/Counter Timing Diagram, Setting of OCF2, with Prescaler ( $f_{clk_l/O}/8$ )

Figure 55 shows the setting of OCF2 and the clearing of TCNT2 in CTC mode.

Figure 55. Timer/Counter Timing Diagram, Clear Timer on Compare Match Mode, with Prescaler ( $f_{clk\_1/O}/8$ )



#### 8-bit Timer/Counter Register Description

Timer/Counter Control Register – TCCR2

Bit	7	6	5	4	3	2	1	0	_
	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	TCCR2
Read/Write	W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – FOC2: Force Output Compare

The FOC2 bit is only active when the WGM bits specify a non-PWM mode. However, for ensuring compatibility with future devices, this bit must be set to zero when TCCR2 is written when operating in PWM mode. When writing a logical one to the FOC2 bit, an immediate Compare Match is forced on the waveform generation unit. The OC2 output is changed according to its COM21:0 bits setting. Note that the FOC2 bit is implemented as a strobe. Therefore it is the value present in the COM21:0 bits that determines the effect of the forced compare.

A FOC2 strobe will not generate any interrupt, nor will it clear the timer in CTC mode using OCR2 as TOP.

The FOC2 bit is always read as zero.

#### • Bit 6,3 – WGM21:0: Waveform Generation Mode

These bits control the counting sequence of the counter, the source for the maximum (TOP) counter value, and what type of waveform generation to be used. Modes of operation supported by the Timer/Counter unit are: Normal mode, Clear Timer on Compare Match (CTC) mode, and two types of Pulse Width Modulation (PWM) modes. See Table 42 and "Modes of Operation" on page 108.

Mode	WGM21 (CTC2)	WGM20 (PWM2)	Timer/Counter Modeof Operation(1)TC				TOV2 Flag Set
0	0	0	Normal	0xFF	Immediate	MAX	
1	0	1	PWM, Phase Correct	0xFF	TOP	BOTTOM	
2	1	0	CTC	OCR2	Immediate	MAX	
3	1	1	Fast PWM	0xFF	TOP	MAX	

Table 42. Waveform Generation Mode Bit Description

Note: 1. The CTC2 and PWM2 bit definition names are now obsolete. Use the WGM21:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

#### • Bit 5:4 – COM21:0: Compare Match Output Mode

These bits control the Output Compare Pin (OC2) behavior. If one or both of the COM21:0 bits are set, the OC2 output overrides the normal port functionality of the I/O pin it is connected to. However, note that the Data Direction Register (DDR) bit corresponding to OC2 pin must be set in order to enable the output driver.

When OC2 is connected to the pin, the function of the COM21:0 bits depends on the WGM21:0 bit setting. Table 43 shows the COM21:0 bit functionality when the WGM21:0 bits are set to a normal or CTC mode (non-PWM).





COM21	COM20	Description			
0	0	Normal port operation, OC2 disconnected.			
0	1	Toggle OC2 on Compare Match			
1	0	Clear OC2 on Compare Match			
1	1	Set OC2 on Compare Match			

Table 44 shows the COM21:0 bit functionality when the WGM21:0 bits are set to fast PWM mode.

Table 44. Compare Output Mode, Fast PWM Mode<sup>(1)</sup>

COM21	COM20	Description			
0	0	Normal port operation, OC2 disconnected.			
0	1	Reserved			
1	0	Clear OC2 on Compare Match, set OC2 at TOP			
1	1	Set OC2 on Compare Match, clear OC2 at TOP			

Note: 1. A special case occurs when OCR2 equals TOP and COM21 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Fast PWM Mode" on page 110 for more details.

Table 45 shows the COM21:0 bit functionality when the WGM21:0 bits are set to phase correct PWM mode.

Table 45.	Compare Out	out Mode, Phase	Correct PWM Mode <sup>(1)</sup>
-----------	-------------	-----------------	---------------------------------

COM21	COM20	Description				
0	0	Normal port operation, OC2 disconnected.				
0	1	Reserved				
1	0	Clear OC2 on Compare Match when up-counting. Set OC2 on Compare Match when downcounting.				
1	1	Set OC2 on Compare Match when up-counting. Clear OC2 on Compare Match when downcounting.				

Note: 1. A special case occurs when OCR2 equals TOP and COM21 is set. In this case, the Compare Match is ignored, but the set or clear is done at TOP. See "Phase Correct PWM Mode" on page 111 for more details.


#### • Bit 2:0 - CS22:0: Clock Select

The three clock select bits select the clock source to be used by the Timer/Counter, see Table 46.

Table 46. Clock Select Bit Description


CS22	CS21	CS20	Description		
0	0	0	No clock source (Timer/Counter stopped).		
0	0	1	clk <sub>T2S</sub> /(No prescaling)		
0	1	0	clk <sub>T2S</sub> /8 (From prescaler)		
0	1	1	clk <sub>T2S</sub> /32 (From prescaler)		
1	0	0	clk <sub>T2S</sub> /64 (From prescaler)		
1	0	1	clk <sub>T2S</sub> /128 (From prescaler)		
1	1	0	clk <sub>T2S</sub> /256 (From prescaler)		
1	1	1	clk <sub>T2S</sub> /1024 (From prescaler)		

# Timer/Counter Register – TCNT2



The Timer/Counter Register gives direct access, both for read and write operations, to the Timer/Counter unit 8-bit counter. Writing to the TCNT2 Register blocks (removes) the Compare Match on the following timer clock. Modifying the counter (TCNT2) while the counter is running, introduces a risk of missing a Compare Match between TCNT2 and the OCR2 Register.


# Output Compare Register – OCR2



The Output Compare Register contains an 8-bit value that is continuously compared with the counter value (TCNT2). A match can be used to generate an Output Compare interrupt, or to generate a waveform output on the OC2 pin.

# Asynchronous Operation of the Timer/Counter

#### Asynchronous Status Register – ASSR



#### Bit 3 – AS2: Asynchronous Timer/Counter2

When AS2 is written to zero, Timer/Counter 2 is clocked from the I/O clock,  $clk_{I/O}$ . When AS2 is written to one, Timer/Counter 2 is clocked from a crystal Oscillator connected to the Timer Oscillator 1 (TOSC1) pin. When the value of AS2 is changed, the contents of TCNT2, OCR2, and TCCR2 might be corrupted.





When Timer/Counter2 operates asynchronously and TCNT2 is written, this bit becomes set. When TCNT2 has been updated from the temporary storage register, this bit is cleared by hardware. A logical zero in this bit indicates that TCNT2 is ready to be updated with a new value.

#### • Bit 1 – OCR2UB: Output Compare Register2 Update Busy

When Timer/Counter2 operates asynchronously and OCR2 is written, this bit becomes set. When OCR2 has been updated from the temporary storage register, this bit is cleared by hardware. A logical zero in this bit indicates that OCR2 is ready to be updated with a new value.

#### • Bit 0 – TCR2UB: Timer/Counter Control Register2 Update Busy

When Timer/Counter2 operates asynchronously and TCCR2 is written, this bit becomes set. When TCCR2 has been updated from the temporary storage register, this bit is cleared by hardware. A logical zero in this bit indicates that TCCR2 is ready to be updated with a new value.

If a write is performed to any of the three Timer/Counter2 Registers while its update busy flag is set, the updated value might get corrupted and cause an unintentional interrupt to occur.

The mechanisms for reading TCNT2, OCR2, and TCCR2 are different. When reading TCNT2, the actual timer value is read. When reading OCR2 or TCCR2, the value in the temporary storage register is read.

**Asynchronous Operation of** When Timer/Counter2 operates asynchronously, some considerations must be taken.

Timer/Counter2

- Warning: When switching between asynchronous and synchronous clocking of Timer/Counter2, the Timer Registers TCNT2, OCR2, and TCCR2 might be corrupted. A safe procedure for switching clock source is:
  - 1. Disable the Timer/Counter2 interrupts by clearing OCIE2 and TOIE2.
- 2. Select clock source by setting AS2 as appropriate.
- 3. Write new values to TCNT2, OCR2, and TCCR2.
- 4. To switch to asynchronous operation: Wait for TCN2UB, OCR2UB, and TCR2UB.
- 5. Clear the Timer/Counter2 Interrupt Flags.
- 6. Enable interrupts, if needed.
- The Oscillator is optimized for use with a 32.768 kHz watch crystal. Applying an external clock to the TOSC1 pin may result in incorrect Timer/Counter2 operation. The CPU main clock frequency must be more than four times the Oscillator frequency.
- When writing to one of the registers TCNT2, OCR2, or TCCR2, the value is transferred to a temporary register, and latched after two positive edges on TOSC1. The user should not write a new value before the contents of the temporary register have been transferred to its destination. Each of the three mentioned registers have their individual temporary register, which means that e.g. writing to TCNT2 does not disturb an OCR2 write in progress. To detect that a transfer to the destination register has taken place, the Asynchronous Status Register – ASSR has been implemented.
- When entering Power-save mode after having written to TCNT2, OCR2, or TCCR2, the user must wait until the written register has been updated if Timer/Counter2 is used to wake up the device. Otherwise, the MCU will enter sleep mode before the

changes are effective. This is particularly important if the Output Compare2 interrupt is used to wake up the device, since the Output Compare function is disabled during writing to OCR2 or TCNT2. If the write cycle is not finished, and the MCU enters sleep mode before the OCR2UB bit returns to zero, the device will never receive a Compare Match interrupt, and the MCU will not wake up.

- If Timer/Counter2 is used to wake the device up from Power-save mode, precautions must be taken if the user wants to re-enter one of these modes: The interrupt logic needs one TOSC1 cycle to be reset. If the time between wake-up and re-entering sleep mode is less than one TOSC1 cycle, the interrupt will not occur, and the device will fail to wake up. If the user is in doubt whether the time before reentering Power-save or Extended Standby mode is sufficient, the following algorithm can be used to ensure that one TOSC1 cycle has elapsed:
  - 1. Write a value to TCCR2, TCNT2, or OCR2.
  - 2. Wait until the corresponding Update Busy Flag in ASSR returns to zero.
  - 3. Enter Power-save or Extended Standby mode.
- When the asynchronous operation is selected, the 32.768 kHZ Oscillator for Timer/Counter2 is always running, except in Power-down and Standby modes. After a Power-up Reset or Wake-up from Power-down or Standby mode, the user should be aware of the fact that this Oscillator might take as long as one second to stabilize. The user is advised to wait for at least one second before using Timer/Counter2 after Power-up or Wake-up from Power-down or Standby mode. The contents of all Timer/Counter2 Registers must be considered lost after a wakeup from Power-down or Standby mode due to unstable clock signal upon start-up, no matter whether the Oscillator is in use or a clock signal is applied to the TOSC1 pin.
- Description of wake up from Power-save or Extended Standby mode when the timer is clocked asynchronously: When the interrupt condition is met, the wake up process is started on the following cycle of the timer clock, that is, the timer is always advanced by at least one before the processor can read the counter value. After wake-up, the MCU is halted for four cycles, it executes the interrupt routine, and resumes execution from the instruction following SLEEP.
- Reading of the TCNT2 Register shortly after wake-up from Power-save may give an incorrect result. Since TCNT2 is clocked on the asynchronous TOSC clock, reading TCNT2 must be done through a register synchronized to the internal I/O clock domain. Synchronization takes place for every rising TOSC1 edge. When waking up from Power-save mode, and the I/O clock (clk<sub>I/O</sub>) again becomes active, TCNT2 will read as the previous value (before entering sleep) until the next rising TOSC1 edge. The phase of the TOSC clock after waking up from Power-save mode is essentially unpredictable, as it depends on the wake-up time. The recommended procedure for reading TCNT2 is thus as follows:
  - 1. Write any value to either of the registers OCR2 or TCCR2.
  - 2. Wait for the corresponding Update Busy Flag to be cleared.
  - 3. Read TCNT2.
- During asynchronous operation, the synchronization of the Interrupt Flags for the asynchronous timer takes three processor cycles plus one timer cycle. The timer is therefore advanced by at least one before the processor can read the timer value causing the setting of the Interrupt Flag. The Output Compare Pin is changed on the timer clock and is not synchronized to the processor clock.





#### Timer/Counter Interrupt Mask Register – TIMSK

Bit	7	6	5	4	3	2	1	0	_
	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	-	TOIE0	TIMSK
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – OCIE2: Timer/Counter2 Output Compare Match Interrupt Enable

When the OCIE2 bit is written to one and the I-bit in the Status Register is set (one), the Timer/Counter2 Compare Match interrupt is enabled. The corresponding interrupt is executed if a Compare Match in Timer/Counter2 occurs (i.e., when the OCF2 bit is set in the Timer/Counter Interrupt Flag Register – TIFR).

#### • Bit 6 – TOIE2: Timer/Counter2 Overflow Interrupt Enable

When the TOIE2 bit is written to one and the I-bit in the Status Register is set (one), the Timer/Counter2 Overflow interrupt is enabled. The corresponding interrupt is executed if an overflow in Timer/Counter2 occurs (i.e., when the TOV2 bit is set in the Timer/Counter Interrupt Flag Register – TIFR).

#### Timer/Counter Interrupt Flag Register – TIFR

Bit	7	6	5	4	3	2	1	0	_
	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	-	TOV0	TIFR
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – OCF2: Output Compare Flag 2

The OCF2 bit is set (one) when a Compare Match occurs between the Timer/Counter2 and the data in OCR2 – Output Compare Register2. OCF2 is cleared by hardware when executing the corresponding interrupt Handling Vector. Alternatively, OCF2 is cleared by writing a logic one to the flag. When the I-bit in SREG, OCIE2 (Timer/Counter2 Compare Match Interrupt Enable), and OCF2 are set (one), the Timer/Counter2 Compare Match Interrupt is executed.


#### • Bit 6 – TOV2: Timer/Counter2 Overflow Flag

The TOV2 bit is set (one) when an overflow occurs in Timer/Counter2. TOV2 is cleared by hardware when executing the corresponding interrupt Handling Vector. Alternatively, TOV2 is cleared by writing a logic one to the flag. When the SREG I-bit, TOIE2 (Timer/Counter2 Overflow Interrupt Enable), and TOV2 are set (one), the Timer/Counter2 Overflow interrupt is executed. In PWM mode, this bit is set when Timer/Counter2 changes counting direction at 0x00.

# ATmega8(L)

#### **Timer/Counter Prescaler**

Figure 56. Prescaler for Timer/Counter2



The clock source for Timer/Counter2 is named clk<sub>T2S</sub>. clk<sub>T2S</sub> is by default connected to the main system I/O clock  $clk_{I/O}$ . By setting the AS2 bit in ASSR, Timer/Counter2 is asynchronously clocked from the TOSC1 pin. This enables use of Timer/Counter2 as a Real Time Counter (RTC). When AS2 is set, pins TOSC1 and TOSC2 are disconnected from Port B. A crystal can then be connected between the TOSC1 and TOSC2 pins to serve as an independent clock source for Timer/Counter2. The Oscillator is optimized for use with a 32.768 kHz crystal. Applying an external clock source to TOSC1 is not recommended.

For Timer/Counter2, the possible prescaled selections are: clk<sub>T2S</sub>/8, clk<sub>T2S</sub>/32, clk<sub>T2S</sub>/64,  $clk_{T2S}/128$ ,  $clk_{T2S}/256$ , and  $clk_{T2S}/1024$ . Additionally,  $clk_{T2S}$  as well as 0 (stop) may be selected. Setting the PSR2 bit in SFIOR resets the prescaler. This allows the user to operate with a predictable prescaler.

#### Special Function IO Register -Bit 6 5 4 3 2 1 0 7 ACME PUD PSR2 PSR10 SFIOR Read/Write R R R R/W R/W R/W R/W R Initial Value 0 0 0 0 0 0 0 0

#### Bit 1 – PSR2: Prescaler Reset Timer/Counter2

When this bit is written to one, the Timer/Counter2 prescaler will be reset. The bit will be cleared by hardware after the operation is performed. Writing a zero to this bit will have no effect. This bit will always be read as zero if Timer/Counter2 is clocked by the internal CPU clock. If this bit is written when Timer/Counter2 is operating in Asynchronous mode, the bit will remain one until the prescaler has been reset.



SFIOR




#### Serial Peripheral Interface – SPI

The Serial Peripheral Interface (SPI) allows high-speed synchronous data transfer between the ATmega8 and peripheral devices or between several AVR devices. The ATmega8 SPI includes the following features:

- Full-duplex, Three-wire Synchronous Data Transfer
- Master or Slave Operation
- LSB First or MSB First Data Transfer
- Seven Programmable Bit Rates
- End of Transmission Interrupt Flag
- Write Collision Flag Protection
- Wake-up from Idle Mode
- Double Speed (CK/2) Master SPI Mode

Figure 57. SPI Block Diagram<sup>(1)</sup>



Note: 1. Refer to "Pin Configurations" on page 2, and Table 22 on page 56 for SPI pin placement.

The interconnection between Master and Slave CPUs with SPI is shown in Figure 58. The system consists of two Shift Registers, and a Master clock generator. <u>The</u> SPI Master initiates the communication cycle when pulling low the Slave Select SS pin of the desired Slave. Master and Slave prepare the data to be sent in their respective Shift Registers, and the Master generates the required clock pulses on the SCK line to interchange data. Data is always shifted from Master to Slave on the Master Out – Slave In, MOSI, line, and from Slave to Master on the Master In – Slave Out, MISO, line. After <u>each</u> data packet, the Master will synchronize the Slave by pulling high the Slave Select, SS, line.

122 ATmega8(L)

When configured as a Master, the SPI interface has no automatic control of the SS line. This must be handled by user software before communication can start. When this is done, writing a byte to the SPI Data Register starts the SPI clock generator, and the hardware shifts the eight bits into the Slave. After shifting one byte, the SPI clock generator stops, setting the end of Transmission Flag (SPIF). If the SPI interrupt enable bit (SPIE) in the SPCR Register is set, an interrupt is requested. The Master may continue to shift the next byte by writing it into SPDR, or signal the end of packet by pulling high the Slave Select, SS line. The last incoming byte will be kept in the Buffer Register for later use.

When configured as a Slave, the SPI interface will remain sleeping with MISO tri-stated as long as the SS pin is driven high. In this state, software may update the contents of the SPI Data Register, SPDR, but the data will not be shifted out by incoming clock pulses on the SCK pin until the SS pin is driven low. As one byte has been completely shifted, the end of Transmission Flag, SPIF is set. If the SPI interrupt enable bit, SPIE, in the SPCR Register is set, an interrupt is requested. The Slave may continue to place new data to be sent into SPDR before reading the incoming data. The last incoming byte will be kept in the Buffer Register for later use.




Figure 58. SPI Master-Slave Interconnection

The system is single buffered in the transmit direction and double buffered in the receive direction. This means that bytes to be transmitted cannot be written to the SPI Data Register before the entire shift cycle is completed. When receiving data, however, a received character must be read from the SPI Data Register before the next character has been completely shifted in. Otherwise, the first byte is lost.

In SPI Slave mode, the control logic will sample the incoming signal of the SCK pin. To ensure correct sampling of the clock signal, the frequency of the SPI clock should never exceed  $f_{osc}/4$ .

When the SPI is enabled, the data direction of the MOSI, MISO, SCK, and SS pins is overridden according to Table 47. For more details on automatic port overrides, refer to "Alternate Port Functions" on page 54.

Table 47. SPI Pin Overrides<sup>(1)</sup>

Pin	Direction, Master SPI	Direction, Slave SPI
MOSI	User Defined	Input
MISO	Input	User Defined
SCK	User Defined	Input
SS	User Defined	Input

Note: 1. See "Port B Pins Alternate Functions" on page 56 for a detailed description of how to define the direction of the user defined SPI pins.





The following code examples show how to initialize the SPI as a Master and how to perform a simple transmission. DDR\_SPI in the examples must be replaced by the actual Data Direction Register controlling the SPI pins. DD\_MOSI, DD\_MISO and DD\_SCK must be replaced by the actual data direction bits for these pins. E.g. if MOSI is placed on pin PB5, replace DD\_MOSI with DDB5 and DDR\_SPI with DDRB.

Assembly Code Example<sup>(1)</sup>

```
SPI_MasterInit:
     ; Set MOSI and SCK output, all others input
     ldi r17,(1<<DD_MOSI)|(1<<DD_SCK)
     out DDR_SPI,r17
     ; Enable SPI, Master, set clock rate fck/16
     ldi r17,(1<<SPE) | (1<<MSTR) | (1<<SPR0)
     out SPCR, r17
     ret
   SPI_MasterTransmit:
     ; Start transmission of data (r16)
     out SPDR,r16
   Wait_Transmit:
     ; Wait for transmission complete
     sbis SPSR,SPIF
     rjmp Wait_Transmit
     ret
C Code Example<sup>(1)</sup>
   void SPI_MasterInit(void)
   {
     /* Set MOSI and SCK output, all others input */
```

```
DDR_SPI = (1<<DD_MOSI) | (1<<DD_SCK);
/* Enable SPI, Master, set clock rate fck/16 */
SPCR = (1<<SPE) | (1<<MSTR) | (1<<SPR0);
}
void SPI_MasterTransmit(char cData)
{
    /* Start transmission */
SPDR = cData;</pre>
```

```
/* Wait for transmission complete */
while(!(SPSR & (1<<SPIF)))
;</pre>
```

}

Note: 1. The example code assumes that the part specific header file is included.


The following code examples show how to initialize the SPI as a Slave and how to perform a simple reception.

```
Assembly Code Example<sup>(1)</sup>
```

```
SPI_SlaveInit:
 ; Set MISO output, all others input
 ldi r17,(1<<DD_MISO)
 out DDR_SPI,r17
 ; Enable SPI
 ldi r17,(1<<SPE)
 out SPCR,r17
 ret
SPI_SlaveReceive:
 ; Wait for reception complete
 sbis SPSR, SPIF
 rjmp SPI_SlaveReceive
 ; Read received data and return
 in
      r16,SPDR
 ret
```

#### C Code Example<sup>(1)</sup>

```
void SPI_SlaveInit(void)
{
    /* Set MISO output, all others input */
    DDR_SPI = (1<<DD_MISO);
    /* Enable SPI */
    SPCR = (1<<SPE);
}
char SPI_SlaveReceive(void)
{
    /* Wait for reception complete */
    while(!(SPSR & (1<<SPIF)))
    ;
    /* Return data register */
    return SPDR;
}</pre>
```







#### SS Pin Functionality

Slave Mode	When the SF SS is held to the user. All SPI is passin logic will be n The SS pin i chronous wit will immediat the Shift Reg	w, the S other pir ve, whic reset onc s useful h the ma tely reset	SPI is ac ns are in h mea <u>n</u> ce the S for pacl aster clo	ctivated, nputs. W <u>s</u> that it S pin is ket/byte ck gener	and <u>MIS</u> /hen SS will not driven hi synchror ator. Wh	SO beco is driver receive gh. nization_ nen the S	mes an n high, a incomin <u>to</u> keep SS pin is	output if Ill pins a g data. I the Slav driven h	configur re inputs Note tha ve bit cou igh, the S	red so by , and the t the SPI nter syn- SPI Slave
Master Mode	When the SF the direction			as a Mas	ter (MST	TR in SP	CR is se	et), the u	ser can d	letermine
	If SS is confi SPI system.									affect the
	If SS is confi the SS pin is with the SS selecting the SPI system t	driven l pin defir SPI as a	low by p ned as a a Slave	periphera an input, and star	al circuitr the SPI ting to se	ry when system	the SPI interpre	is config ets this a	gured as as anothe	a Master er Master
	1. The MS <sup>-</sup> result of									
	2. The SPII SREG is	F Flag in	SPSR	is set, ar	nd if the	SPI inte	rrupt is e		•	
	Thus, when i possibility the still set. If the re-enable SF	at SS is MSTR I	driven l bit has b	ow, the i	nterrupt	should	always c	check that	at the MS	STR bit is
SPI Control Register – SPCR										
	Bit	7	6	5	4	3	2	1	0	0005
		SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	SPCR

#### • Bit 7 – SPIE: SPI Interrupt Enable

R/W

0

R/W

0

R/W

0

This bit causes the SPI interrupt to be executed if SPIF bit in the SPSR Register is set and the if the global interrupt enable bit in SREG is set.

R/W

0

R/W

0

R/W

0

R/W

0

R/W

0

#### • Bit 6 – SPE: SPI Enable

Read/Write

Initial Value

When the SPE bit is written to one, the SPI is enabled. This bit must be set to enable any SPI operations.

#### • Bit 5 – DORD: Data Order

When the DORD bit is written to one, the LSB of the data word is transmitted first.

When the DORD bit is written to zero, the MSB of the data word is transmitted first.

#### • Bit 4 – MSTR: Master/Slave Select

This bit selects Master SPI mode when written to one, and Slave SPI mode when written logic zero. If SS is configured as an input and is driven low while MSTR is set, MSTR will

be cleared, and SPIF in SPSR will become set. The user will then have to set MSTR to re-enable SPI Master mode.

#### • Bit 3 – CPOL: Clock Polarity

When this bit is written to one, SCK is high when idle. When CPOL is written to zero, SCK is low when idle. Refer to Figure 59 and Figure 60 for an example. The CPOL functionality is summarized below:

#### Table 48. CPOL Functionality

CPOL	Leading Edge	Trailing Edge
0	Rising	Falling
1	Falling	Rising

#### • Bit 2 – CPHA: Clock Phase

The settings of the clock phase bit (CPHA) determine if data is sampled on the leading (first) or trailing (last) edge of SCK. Refer to Figure 59 and Figure 60 for an example. The CPHA functionality is summarized below:

#### Table 49. CPHA Functionality

СРНА	Leading Edge	Trailing Edge
0	Sample	Setup
1	Setup	Sample

#### • Bits 1, 0 – SPR1, SPR0: SPI Clock Rate Select 1 and 0

These two bits control the SCK rate of the device configured as a Master. SPR1 and SPR0 have no effect on the Slave. The relationship between SCK and the Oscillator Clock frequency  $f_{osc}$  is shown in the following table:


SPI2X	SPR1	SPR0	SCK Frequency
0	0	0	f <sub>osc</sub> /4
0	0	1	f <sub>osc</sub> /16
0	1	0	f <sub>osc</sub> /64
0	1	1	f <sub>osc</sub> /128
1	0	0	f <sub>osc</sub> /2
1	0	1	f <sub>osc</sub> /8
1	1	0	f <sub>osc</sub> /32
1	1	1	f <sub>osc</sub> /32 f <sub>osc</sub> /64

#### **Table 50.** Relationship Between SCK and the Oscillator Frequency





#### SPI Status Register – SPSR



#### • Bit 7 – SPIF: SPI Interrupt Flag

When a serial transfer is complete, the SPIF Flag is set. An interrupt is generated if SPIE in SPCR is set and global interrupts are enabled. If SS is an input and is driven low when the SPI is in Master mode, this will also set the SPIF Flag. SPIF is cleared by hardware when executing the corresponding interrupt Handling Vector. Alternatively, the SPIF bit is cleared by first reading the SPI Status Register with SPIF set, then accessing the SPI Data Register (SPDR).

#### • Bit 6 – WCOL: Write COLlision Flag

The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer. The WCOL bit (and the SPIF bit) are cleared by first reading the SPI Status Register with WCOL set, and then accessing the SPI Data Register.

#### • Bit 5..1 - Res: Reserved Bits


These bits are reserved bits in the ATmega8 and will always read as zero.

#### Bit 0 – SPI2X: Double SPI Speed Bit

When this bit is written logic one the SPI speed (SCK Frequency) will be doubled when the SPI is in Master mode (see Table 50). This means that the minimum SCK period will be 2 CPU clock periods. When the SPI is configured as Slave, the SPI is only guaranteed to work at  $f_{\rm osc}/4$  or lower.

The SPI interface on the ATmega8 is also used for Program memory and EEPROM downloading or uploading. See page 232 for Serial Programming and verification.

#### SPI Data Register – SPDR



The SPI Data Register is a Read/Write Register used for data transfer between the Register File and the SPI Shift Register. Writing to the register initiates data transmission. Reading the register causes the Shift Register Receive buffer to be read.

#### **Data Modes**

There are four combinations of SCK phase and polarity with respect to serial data, which are determined by control bits CPHA and CPOL. The SPI data transfer formats are shown in Figure 59 and Figure 60. Data bits are shifted out and latched in on opposite edges of the SCK signal, ensuring sufficient time for data signals to stabilize. This is clearly seen by summarizing Table 48 and Table 49, as done below:

Table 51. CPOL and CPHA Functionality

	Leading Edge	Trailing Edge	SPI Mode
CPOL = 0, CPHA = 0	Sample (Rising)	Setup (Falling)	0
CPOL = 0, CPHA = 1	Setup (Rising)	Sample (Falling)	1
CPOL = 1, CPHA = 0	Sample (Falling)	Setup (Rising)	2
CPOL = 1, CPHA = 1	Setup (Falling)	Sample (Rising)	3







Figure 60. SPI Transfer Format with CPHA = 1







#### USART


The Universal Synchronous and Asynchronous serial Receiver and Transmitter (USART) is a highly-flexible serial communication device. The main features are:

- Full Duplex Operation (Independent Serial Receive and Transmit Registers)
- Asynchronous or Synchronous Operation
- Master or Slave Clocked Synchronous Operation
- High Resolution Baud Rate Generator
- Supports Serial Frames with 5, 6, 7, 8, or 9 Databits and 1 or 2 Stop Bits
- Odd or Even Parity Generation and Parity Check Supported by Hardware
- Data OverRun Detection
- Framing Error Detection
- Noise Filtering Includes False Start Bit Detection and Digital Low Pass Filter
- Three Separate Interrupts on TX Complete, TX Data Register Empty and RX Complete
- Multi-processor Communication Mode
- Double Speed Asynchronous Communication Mode

#### **Overview**

A simplified block diagram of the USART Transmitter is shown in Figure 61. CPU accessible I/O Registers and I/O pins are shown in bold.

Figure 61. USART Block Diagram<sup>(1)</sup>



Note: 1. Refer to "Pin Configurations" on page 2, Table 30 on page 62, and Table 29 on page 62 for USART pin placement.

130 ATmega8(L)

The dashed boxes in the block diagram separate the three main parts of the USART (listed from the top): Clock generator, Transmitter and Receiver. Control Registers are shared by all units. The clock generation logic consists of synchronization logic for external clock input used by synchronous slave operation, and the baud rate generator. The XCK (transfer clock) pin is only used by synchronous transfer mode. The Transmitter consists of a single write buffer, a serial Shift Register, Parity Generator and control logic for handling different serial frame formats. The write buffer allows a continuous transfer of data without any delay between frames. The Receiver is the most complex part of the USART module due to its clock and data recovery units. The recovery units are used for asynchronous data reception. In addition to the recovery units, the Receiver includes a parity checker, control logic, a Shift Register and a two level receive buffer (UDR). The Receiver supports the same frame formats as the Transmitter, and can detect Frame Error, Data OverRun and Parity Errors.

**AVR USART vs. AVR UART –** The USART is fully compatible with the AVR UART regarding:

Compatibility

- Bit locations inside all USART Registers.
- Baud Rate Generation.
- Transmitter Operation.
- Transmit Buffer Functionality.
- Receiver Operation.

However, the receive buffering has two improvements that will affect the compatibility in some special cases:

- A second Buffer Register has been added. The two Buffer Registers operate as a circular FIFO buffer. Therefore the UDR must only be read once for each incoming data! More important is the fact that the Error Flags (FE and DOR) and the ninth data bit (RXB8) are buffered with the data in the receive buffer. Therefore the status bits must always be read before the UDR Register is read. Otherwise the error status will be lost since the buffer state is lost.
- The Receiver Shift Register can now act as a third buffer level. This is done by allowing the received data to remain in the serial Shift Register (see Figure 61) if the Buffer Registers are full, until a new start bit is detected. The USART is therefore more resistant to Data OverRun (DOR) error conditions.

The following control bits have changed name, but have same functionality and register location:

- CHR9 is changed to UCSZ2.
- OR is changed to DOR.


# **Clock Generation**The clock generation logic generates the base clock for the Transmitter and Receiver. The USART supports four modes of clock operation: normal asynchronous, double speed asynchronous, Master synchronous and Slave Synchronous mode. The UMSEL bit in USART Control and Status Register C (UCSRC) selects between asynchronous and synchronous operation. Double speed (Asynchronous mode only) is controlled by the U2X found in the UCSRA Register. When using Synchronous mode (UMSEL = 1), the Data Direction Register for the XCK pin (DDR\_XCK) controls whether the clock source is internal (Master mode) or external (Slave mode). The XCK pin is only active when using Synchronous mode.

Figure 62 shows a block diagram of the clock generation logic.









Signal description:

- txclk Transmitter clock. (Internal Signal)
- rxclk Receiver base clock. (Internal Signal)
- xcki Input from XCK pin (internal Signal). Used for synchronous slave operation.
- **xcko** Clock output to XCK pin (Internal Signal). Used for synchronous master operation.
- fosc XTAL pin frequency (System Clock).

Internal Clock Generation – Internal clock generation is used for the asynchronous and the Synchronous Master modes of operation. The description in this section refers to Figure 62.

The USART Baud Rate Register (UBRR) and the down-counter connected to it function as a programmable prescaler or baud rate generator. The down-counter, running at system clock (fosc), is loaded with the UBRR value each time the counter has counted down to zero or when the UBRRL Register is written. A clock is generated each time the counter reaches zero. This clock is the baud rate generator clock output (= fosc/(UBRR+1)). The Transmitter divides the baud rate generator clock output by 2, 8, or 16 depending on mode. The baud rate generator output is used directly by the Receiver's clock and data recovery units. However, the recovery units use a state machine that uses 2, 8, or 16 states depending on mode set by the state of the UMSEL, U2X and DDR\_XCK bits.

Table 52 contains equations for calculating the baud rate (in bits per second) and for calculating the UBRR value for each mode of operation using an internally generated clock source.

Operating Mode	Equation for Calculating Baud Rate <sup>(1)</sup>	Equation for Calculating UBRR Value
Asynchronous Normal mode (U2X = 0)	$BAUD = \frac{f_{OSC}}{16(UBRR+1)}$	$UBRR = \frac{f_{OSC}}{16BAUD} - 1$
Asynchronous Double Speed Mode (U2X = 1)	$BAUD = \frac{f_{OSC}}{8(UBRR+1)}$	$UBRR = \frac{f_{OSC}}{8BAUD} - 1$
Synchronous Master Mode	$BAUD = \frac{f_{OSC}}{2(UBRR+1)}$	$UBRR = \frac{f_{OSC}}{2BAUD} - 1$

Table 52.	Equations for	Calculating	<b>Baud Rate</b>	Register	Setting
-----------	---------------	-------------	------------------	----------	---------

Note: 1. The baud rate is defined to be the transfer rate in bit per second (bps).

BAUD Baud rate (in bits per second, bps)

f<sub>OSC</sub> System Oscillator clock frequency

UBRR Contents of the UBRRH and UBRRL Registers, (0 - 4095)

Some examples of UBRR values for some system clock frequencies are found in Table 60 (see page 156).

Double Speed Operation<br/>(U2X)The transfer rate can be doubled by setting the U2X bit in UCSRA. Setting this bit only<br/>has effect for the asynchronous operation. Set this bit to zero when using synchronous<br/>operation.

Setting this bit will reduce the divisor of the baud rate divider from 16 to 8, effectively doubling the transfer rate for asynchronous communication. Note however that the Receiver will in this case only use half the number of samples (reduced from 16 to 8) for data sampling and clock recovery, and therefore a more accurate baud rate setting and system clock are required when this mode is used. For the Transmitter, there are no downsides.

**External Clock** External clocking is used by the Synchronous Slave modes of operation. The description in this section refers to Figure 62 for details.

External clock input from the XCK pin is sampled by a synchronization register to minimize the chance of meta-stability. The output from the synchronization register must then pass through an edge detector before it can be used by the Transmitter and Receiver. This process introduces a two CPU clock period delay and therefore the maximum external XCK clock frequency is limited by the following equation:

$$f_{XCK} < \frac{f_{OSC}}{4}$$


Note that  $f_{osc}$  depends on the stability of the system clock source. It is therefore recommended to add some margin to avoid possible loss of data due to frequency variations.





# Synchronous Clock Operation When Synchronous mode is used (UMSEL = 1), the XCK pin will be used as either clock input (Slave) or clock output (Master). The dependency between the clock edges and data sampling or data change is the same. The basic principle is that data input (on RxD) is sampled at the opposite XCK clock edge of the edge the data output (TxD) is changed.

#### Figure 63. Synchronous Mode XCK Timing



The UCPOL bit UCRSC selects which XCK clock edge is used for data sampling and which is used for data change. As Figure 63 shows, when UCPOL is zero the data will be changed at rising XCK edge and sampled at falling XCK edge. If UCPOL is set, the data will be changed at falling XCK edge and sampled at rising XCK edge.


#### **Frame Formats**

A serial frame is defined to be one character of data bits with synchronization bits (start and stop bits), and optionally a parity bit for error checking. The USART accepts all 30 combinations of the following as valid frame formats:

- 1 start bit
- 5, 6, 7, 8, or 9 data bits
- no, even or odd parity bit
- 1 or 2 stop bits

A frame starts with the start bit followed by the least significant data bit. Then the next data bits, up to a total of nine, are succeeding, ending with the most significant bit. If enabled, the parity bit is inserted after the data bits, before the stop bits. When a complete frame is transmitted, it can be directly followed by a new frame, or the communication line can be set to an idle (high) state. Figure 64 illustrates the possible combinations of the frame formats. Bits inside brackets are optional.

#### Figure 64. Frame Formats



- St Start bit, always low.
- (n) Data bits (0 to 8).
- P Parity bit. Can be odd or even.

- Sp Stop bit, always high.
- IDLE No transfers on the communication line (RxD or TxD). An IDLE line must be high.

The frame format used by the USART is set by the UCSZ2:0, UPM1:0 and USBS bits in UCSRB and UCSRC. The Receiver and Transmitter use the same setting. Note that changing the setting of any of these bits will corrupt all ongoing communication for both the Receiver and Transmitter.

The USART Character SiZe (UCSZ2:0) bits select the number of data bits in the frame. The USART Parity mode (UPM1:0) bits enable and set the type of parity bit. The selection between one or two stop bits is done by the USART Stop Bit Select (USBS) bit. The Receiver ignores the second stop bit. An FE (Frame Error) will therefore only be detected in the cases where the first stop bit is zero.

**Parity Bit Calculation** The parity bit is calculated by doing an exclusive-or of all the data bits. If odd parity is used, the result of the exclusive or is inverted. The relation between the parity bit and data bits is as follows:

$$P_{even} = d_{n-1} \oplus \dots \oplus d_3 \oplus d_2 \oplus d_1 \oplus d_0 \oplus 0$$
$$P_{odd} = d_{n-1} \oplus \dots \oplus d_3 \oplus d_2 \oplus d_1 \oplus d_0 \oplus 1$$

Peven Parity bit using even parity.

- P<sub>odd</sub> Parity bit using odd parity.
- d<sub>n</sub> Data bit n of the character.

If used, the parity bit is located between the last data bit and first stop bit of a serial frame.

#### **USART Initialization** The USART has to be initialized before any communication can take place. The initialization process normally consists of setting the baud rate, setting frame format and enabling the Transmitter or the Receiver depending on the usage. For interrupt driven USART operation, the Global Interrupt Flag should be cleared (and interrupts globally disabled) when doing the initialization.

Before doing a re-initialization with changed baud rate or frame format, be sure that there are no ongoing transmissions during the period the registers are changed. The TXC Flag can be used to check that the Transmitter has completed all transfers, and the RXC Flag can be used to check that there are no unread data in the receive buffer. Note that the TXC Flag must be cleared before each transmission (before UDR is written) if it is used for this purpose.

The following simple USART initialization code examples show one assembly and one C function that are equal in functionality. The examples assume asynchronous operation using polling (no interrupts enabled) and a fixed frame format. The baud rate is given as a function parameter. For the assembly code, the baud rate parameter is assumed to be stored in the r17:r16 Registers. When the function writes to the UCSRC Register, the URSEL bit (MSB) must be set due to the sharing of I/O location by UBRRH and UCSRC.





```
Assembly Code Example<sup>(1)</sup>
```

```
USART_Init:
; Set baud rate
out UBRRH, r17
out UBRRL, r16
; Enable Receiver and Transmitter
ldi r16, (1<<RXEN)|(1<<TXEN)
out UCSRB,r16
; Set frame format: 8data, 2stop bit
ldi r16, (1<<URSEL)|(1<<USBS)|(3<<UCSZ0)
out UCSRC,r16
ret
```

C Code Example<sup>(1)</sup>

```
void USART_Init( unsigned int baud )
{
   /* Set baud rate */
   UBRRH = (unsigned char)(baud>>8);
   UBRRL = (unsigned char)baud;
   /* Enable Receiver and Transmitter */
   UCSRB = (1<<RXEN)|(1<<TXEN);
   /* Set frame format: 8data, 2stop bit */
   UCSRC = (1<<URSEL)|(1<<USBS)|(3<UCSZO);
}</pre>
```

Note: 1. The example codes assume that the part specific header file is included.

More advanced initialization routines can be made that include frame format as parameters, disable interrupts and so on. However, many applications use a fixed setting of the Baud and Control Registers, and for these types of applications the initialization code can be placed directly in the main routine, or be combined with initialization code for other I/O modules.

# ATmega8(L)

# Data Transmission – The USART Transmitter

The USART Transmitter is enabled by setting the *Transmit Enable* (TXEN) bit in the UCSRB Register. When the Transmitter is enabled, the normal port operation of the TxD pin is overridden by the USART and given the function as the Transmitter's serial output. The baud rate, mode of operation and frame format must be set up once before doing any transmissions. If synchronous operation is used, the clock on the XCK pin will be overridden and used as transmission clock.

Sending Frames with 5 to 8 Data Bits A data transmission is initiated by loading the transmit buffer with the data to be transmitted. The CPU can load the transmit buffer by writing to the UDR I/O location. The buffered data in the transmit buffer will be moved to the Shift Register when the Shift Register is ready to send a new frame. The Shift Register is loaded with new data if it is in idle state (no ongoing transmission) or immediately after the last stop bit of the previous frame is transmitted. When the Shift Register is loaded with new data, it will transfer one complete frame at the rate given by the Baud Register, U2X bit or by XCK depending on mode of operation.

The following code examples show a simple USART transmit function based on polling of the *Data Register Empty* (UDRE) Flag. When using frames with less than eight bits, the most significant bits written to the UDR are ignored. The USART has to be initialized before the function can be used. For the assembly code, the data to be sent is assumed to be stored in Register R16

Assembly Code Example<sup>(1)</sup>

```
USART_Transmit:

; Wait for empty transmit buffer

sbis UCSRA,UDRE

rjmp USART_Transmit

; Put data (r16) into buffer, sends the data

out UDR,r16

ret
```

C Code Example<sup>(1)</sup>

```
void USART_Transmit( unsigned char data )
{
    /* Wait for empty transmit buffer */
    while ( !( UCSRA & (1<<UDRE)) )
        ;
    /* Put data into buffer, sends the data */
    UDR = data;
}</pre>
```

Note: 1. The example codes assumes that the part specific header file is included.

The function simply waits for the transmit buffer to be empty by checking the UDRE Flag, before loading it with new data to be transmitted. If the Data Register Empty Interrupt is utilized, the interrupt routine writes the data into the buffer.





# Sending Frames with 9 Data Bits

If 9-bit characters are used (UCSZ = 7), the ninth bit must be written to the TXB8 bit in UCSRB before the Low byte of the character is written to UDR. The following code examples show a transmit function that handles 9-bit characters. For the assembly code, the data to be sent is assumed to be stored in registers R17:R16.

```
Assembly Code Example<sup>(1)</sup>
```

```
USART_Transmit:
    ; Wait for empty transmit buffer
    sbis UCSRA,UDRE
    rjmp USART_Transmit
    ; Copy ninth bit from r17 to TXB8
    cbi UCSRB,TXB8
    sbrc r17,0
    sbi UCSRB,TXB8
    ; Put LSB data (r16) into buffer, sends the data
    out UDR,r16
    ret
```

#### C Code Example<sup>(1)</sup>

```
void USART_Transmit( unsigned int data )
{
    /* Wait for empty transmit buffer */
    while ( !( UCSRA & (1<<UDRE)) )
        ;
    /* Copy ninth bit to TXB8 */
    UCSRB &= ~(1<<TXB8);
    if ( data & 0x0100 )
        UCSRB |= (1<<TXB8);
    /* Put data into buffer, sends the data */
    UDR = data;
}</pre>
```

Note: 1. These transmit functions are written to be general functions. They can be optimized if the contents of the UCSRB is static. I.e. only the TXB8 bit of the UCSRB Register is used after initialization.

The ninth bit can be used for indicating an address frame when using multi processor communication mode or for other protocol handling as for example synchronization.

Transmitter Flags and Interrupts The USART Transmitter has two flags that indicate its state: USART Data Register Empty (UDRE) and Transmit Complete (TXC). Both flags can be used for generating interrupts.

The Data Register Empty (UDRE) Flag indicates whether the transmit buffer is ready to receive new data. This bit is set when the transmit buffer is empty, and cleared when the transmit buffer contains data to be transmitted that has not yet been moved into the Shift Register. For compatibility with future devices, always write this bit to zero when writing the UCSRA Register.

When the Data Register empty Interrupt Enable (UDRIE) bit in UCSRB is written to one, the USART Data Register Empty Interrupt will be executed as long as UDRE is set (provided that global interrupts are enabled). UDRE is cleared by writing UDR. When

# ATmega8(L)

	interrupt-driven data transmission is used, the Data Register empty Interrupt routine must either write new data to UDR in order to clear UDRE or disable the Data Register empty Interrupt, otherwise a new interrupt will occur once the interrupt routine terminates.
	The Transmit Complete (TXC) Flag bit is set one when the entire frame in the transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer. The TXC Flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXC Flag is useful in half-duplex communication interfaces (like the RS485 standard), where a transmitting application must enter Receive mode and free the communication bus immediately after completing the transmission.
	When the Transmit Compete Interrupt Enable (TXCIE) bit in UCSRB is set, the USART Transmit Complete Interrupt will be executed when the TXC Flag becomes set (provided that global interrupts are enabled). When the transmit complete interrupt is used, the interrupt handling routine does not have to clear the TXC Flag, this is done automatically when the interrupt is executed.
Parity Generator	The Parity Generator calculates the parity bit for the serial frame data. When parity bit is enabled (UPM1 = 1), the Transmitter control logic inserts the parity bit between the last data bit and the first stop bit of the frame that is sent.
Disabling the Transmitter	The disabling of the Transmitter (setting the TXEN to zero) will not become effective until ongoing and pending transmissions are completed (i.e., when the Transmit Shift Register and Transmit Buffer Register do not contain data to be transmitted). When disabled, the Transmitter will no longer override the TxD pin.



E	D

# Data Reception – The USART Receiver

The USART Receiver is enabled by writing the Receive Enable (RXEN) bit in the UCSRB Register to one. When the Receiver is enabled, the normal pin operation of the RxD pin is overridden by the USART and given the function as the Receiver's serial input. The baud rate, mode of operation and frame format must be set up once before any serial reception can be done. If synchronous operation is used, the clock on the XCK pin will be used as transfer clock.

**Receiving Frames with 5 to 8 Data Bits** The Receiver starts data reception when it detects a valid start bit. Each bit that follows the start bit will be sampled at the baud rate or XCK clock, and shifted into the Receive Shift Register until the first stop bit of a frame is received. A second stop bit will be ignored by the Receiver. When the first stop bit is received (i.e., a complete serial frame is present in the Receive Shift Register), the contents of the Shift Register will be moved into the receive buffer. The receive buffer can then be read by reading the UDR I/O location.

The following code example shows a simple USART receive function based on polling of the Receive Complete (RXC) Flag. When using frames with less than eight bits the most significant bits of the data read from the UDR will be masked to zero. The USART has to be initialized before the function can be used.

#### Assembly Code Example<sup>(1)</sup>

USART\_Receive: ; Wait for data to be received sbis UCSRA, RXC rjmp USART\_Receive ; Get and return received data from buffer in r16, UDR ret

C Code Example<sup>(1)</sup>

```
unsigned char USART_Receive( void )
{
   /* Wait for data to be received */
   while ( !(UCSRA & (1<<RXC)) )
     ;
   /* Get and return received data from buffer */
   return UDR;
}</pre>
```

Note: 1. The example code assumes that the part specific header file is included.

The function simply waits for data to be present in the receive buffer by checking the RXC Flag, before reading the buffer and returning the value.

Receiving Frames with 9 Data Bits

If 9-bit characters are used (UCSZ=7) the ninth bit must be read from the RXB8 bit in UCSRB **before** reading the low bits from the UDR. This rule applies to the FE, DOR and PE Status Flags as well. Read status from UCSRA, then data from UDR. Reading the UDR I/O location will change the state of the receive buffer FIFO and consequently the TXB8, FE, DOR, and PE bits, which all are stored in the FIFO, will change.





The following code example shows a simple USART receive function that handles both 9-bit characters and the status bits.

Assembly Code Example<sup>(1)</sup>

```
USART_Receive:
     ; Wait for data to be received
     sbis UCSRA, RXC
     rjmp USART_Receive
     ; Get status and ninth bit, then data from buffer
     in
          r18, UCSRA
     in
          r17, UCSRB
          r16, UDR
     in
     ; If error, return -1
     andi r18,(1<<FE) | (1<<DOR) | (1<<PE)
     breq USART_ReceiveNoError
     ldi r17, HIGH(-1)
     ldi r16, LOW(-1)
   USART_ReceiveNoError:
     ; Filter the ninth bit, then return
     lsr r17
     andi r17, 0x01
     ret
C Code Example<sup>(1)</sup>
   unsigned int USART_Receive( void )
```

```
{
 unsigned char status, resh, resl;
 /* Wait for data to be received */
 while ( !(UCSRA & (1<<RXC)) )</pre>
       ;
 /* Get status and ninth bit, then data */
 /* from buffer */
 status = UCSRA;
 resh = UCSRB;
 resl = UDR;
 /* If error, return -1 */
 if ( status & (1<<FE) | (1<<DOR) | (1<<PE) )
   return -1;
 /* Filter the ninth bit, then return */
 resh = (resh >> 1) & 0x01;
 return ((resh << 8) | resl);</pre>
}
```

Note: 1. The example code assumes that the part specific header file is included.

The receive function example reads all the I/O Registers into the Register File before any computation is done. This gives an optimal receive buffer utilization since the buffer location read will be free to accept new data as early as possible.

## Receive Compete Flag and Interrupt

The USART Receiver has one flag that indicates the Receiver state.

The Receive Complete (RXC) Flag indicates if there are unread data present in the receive buffer. This flag is one when unread data exist in the receive buffer, and zero when the receive buffer is empty (i.e., does not contain any unread data). If the Receiver is disabled (RXEN = 0), the receive buffer will be flushed and consequently the RXC bit will become zero.

When the Receive Complete Interrupt Enable (RXCIE) in UCSRB is set, the USART Receive Complete Interrupt will be executed as long as the RXC Flag is set (provided that global interrupts are enabled). When interrupt-driven data reception is used, the receive complete routine must read the received data from UDR in order to clear the RXC Flag, otherwise a new interrupt will occur once the interrupt routine terminates.

Receiver Error Flags The USART Receiver has three error flags: Frame Error (FE), Data OverRun (DOR) and Parity Error (PE). All can be accessed by reading UCSRA. Common for the error flags is that they are located in the receive buffer together with the frame for which they indicate the error status. Due to the buffering of the error flags, the UCSRA must be read before the receive buffer (UDR), since reading the UDR I/O location changes the buffer read location. Another equality for the error flags is that they can not be altered by software doing a write to the flag location. However, all flags must be set to zero when the UCSRA is written for upward compatibility of future USART implementations. None of the error flags can generate interrupts.

The Frame Error (FE) Flag indicates the state of the first stop bit of the next readable frame stored in the receive buffer. The FE Flag is zero when the stop bit was correctly read (as one), and the FE Flag will be one when the stop bit was incorrect (zero). This flag can be used for detecting out-of-sync conditions, detecting break conditions and protocol handling. The FE Flag is not affected by the setting of the USBS bit in UCSRC since the Receiver ignores all, except for the first, stop bits. For compatibility with future devices, always set this bit to zero when writing to UCSRA.

The Data OverRun (DOR) Flag indicates data loss due to a Receiver buffer full condition. A Data OverRun occurs when the receive buffer is full (two characters), it is a new character waiting in the Receive Shift Register, and a new start bit is detected. If the DOR Flag is set there was one or more serial frame lost between the frame last read from UDR, and the next frame read from UDR. For compatibility with future devices, always write this bit to zero when writing to UCSRA. The DOR Flag is cleared when the frame received was successfully moved from the Shift Register to the receive buffer.

The Parity Error (PE) Flag indicates that the next frame in the receive buffer had a parity error when received. If parity check is not enabled the PE bit will always be read zero. For compatibility with future devices, always set this bit to zero when writing to UCSRA. For more details see "Parity Bit Calculation" on page 135 and "Parity Checker" on page 144.



Parity Checker	The Parity Checker is active when the high USART Parity mode (UPM1) bit is set. Type of parity check to be performed (odd or even) is selected by the UPM0 bit. When enabled, the Parity Checker calculates the parity of the data bits in incoming frames and compares the result with the parity bit from the serial frame. The result of the check is stored in the receive buffer together with the received data and stop bits. The Parity Error (PE) Flag can then be read by software to check if the frame had a parity error.
	The PE bit is set if the next character that can be read from the receive buffer had a par- ity error when received and the parity checking was enabled at that point (UPM1 = 1). This bit is valid until the receive buffer (UDR) is read.
Disabling the Receiver	In contrast to the Transmitter, disabling of the Receiver will be immediate. Data from ongoing receptions will therefore be lost. When disabled (i.e., the RXEN is set to zero) the Receiver will no longer override the normal function of the RxD port pin. The Receiver buffer FIFO will be flushed when the Receiver is disabled. Remaining data in the buffer will be lost
Flushing the Receive Buffer	The Receiver buffer FIFO will be flushed when the Receiver is disabled (i.e., the buffer will be emptied of its contents). Unread data will be lost. If the buffer has to be flushed during normal operation, due to for instance an error condition, read the UDR I/O location until the RXC Flag is cleared. The following code example shows how to flush the receive buffer.


Assembly Code Example<sup>(1)</sup>


USART_Flush:
sbis UCSRA, RXC
ret
in r16, UDR
rjmp USART_Flush
C Code Example <sup>(1)</sup>
<pre>void USART_Flush( void )</pre>
{
unsigned char dummy;
<pre>while ( UCSRA &amp; (1&lt;<rxc) )="" dummy="UDR;&lt;/pre"></rxc)></pre>
}

Note: 1. The example code assumes that the part specific header file is included.

Asynchronous Data Reception The USART includes a clock recovery and a data recovery unit for handling asynchronous data reception. The clock recovery logic is used for synchronizing the internally generated baud rate clock to the incoming asynchronous serial frames at the RxD pin. The data recovery logic samples and low pass filters each incoming bit, thereby improving the noise immunity of the Receiver. The asynchronous reception operational range depends on the accuracy of the internal baud rate clock, the rate of the incoming frames, and the frame size in number of bits.


Asynchronous Clock Recovery The clock recovery logic synchronizes internal clock to the incoming serial frames. Figure 65 illustrates the sampling process of the start bit of an incoming frame. The sample rate is 16 times the baud rate for Normal mode, and eight times the baud rate for Double Speed mode. The horizontal arrows illustrate the synchronization variation due to the sampling process. Note the larger time variation when using the Double Speed mode (U2X = 1) of operation. Samples denoted zero are samples done when the RxD line is idle (i.e., no communication activity).






When the clock recovery logic detects a high (idle) to low (start) transition on the RxD line, the start bit detection sequence is initiated. Let sample 1 denote the first zerosample as shown in the figure. The clock recovery logic then uses samples 8, 9 and 10 for Normal mode, and samples 4, 5 and 6 for Double Speed mode (indicated with sample numbers inside boxes on the figure), to decide if a valid start bit is received. If two or more of these three samples have logical high levels (the majority wins), the start bit is rejected as a noise spike and the Receiver starts looking for the next high to low-transition. If however, a valid start bit is detected, the clock recovery logic is synchronized and the data recovery can begin. The synchronization process is repeated for each start bit.

Asynchronous Data Recovery When the Receiver clock is synchronized to the start bit, the data recovery can begin. The data recovery unit uses a state machine that has 16 states for each bit in Normal mode and eight states for each bit in Double Speed mode. Figure 66 shows the sampling of the data bits and the parity bit. Each of the samples is given a number that is equal to the state of the recovery unit.







The decision of the logic level of the received bit is taken by doing a majority voting of the logic value to the three samples in the center of the received bit. The center samples are emphasized on the figure by having the sample number inside boxes. The majority voting process is done as follows: If two or all three samples have high levels, the received bit is registered to be a logic 1. If two or all three samples have low levels, the received bit is registered to be a logic 0. This majority voting process acts as a low pass filter for the incoming signal on the RxD pin. The recovery process is then repeated until a complete frame is received. Including the first stop bit. Note that the Receiver only uses the first stop bit of a frame.

Figure 67 shows the sampling of the stop bit and the earliest possible beginning of the start bit of the next frame.









The same majority voting is done to the stop bit as done for the other bits in the frame. If the stop bit is registered to have a logic 0 value, the Frame Error (FE) Flag will be set.

A new high to low transition indicating the start bit of a new frame can come right after the last of the bits used for majority voting. For Normal Speed mode, the first low level sample can be at point marked (A) in Figure 67. For Double Speed mode the first low level must be delayed to (B). (C) marks a stop bit of full length. The early start bit detection influences the operational range of the Receiver.

Asynchronous Operational The operational range of the Receiver is dependent on the mismatch between the received bit rate and the internally generated baud rate. If the Transmitter is sending frames at too fast or too slow bit rates, or the internally generated baud rate of the Receiver does not have a similar (see Table 53) base frequency, the Receiver will not be able to synchronize the frames to the start bit.

The following equations can be used to calculate the ratio of the incoming data rate and internal Receiver baud rate.

$$R_{slow} = \frac{(D+1)S}{S-1+D\cdot S+S_F} \qquad R_{fast} = \frac{(D+2)S}{(D+1)S+S_M}$$

- D Sum of character size and parity size (D = 5- to 10-bit)
- S Samples per bit. S = 16 for Normal Speed mode and S = 8 for Double Speed mode.
- $S_F$  First sample number used for majority voting.  $S_F = 8$  for Normal Speed and  $S_F = 4$  for Double Speed mode.
- $S_M$  Middle sample number used for majority voting.  $S_M = 9$  for Normal Speed and  $S_M = 5$  for Double Speed mode.
- R<sub>slow</sub> is the ratio of the slowest incoming data rate that can be accepted in relation to the Receiver baud rate. R<sub>fast</sub> is the ratio of the fastest incoming data rate that can be accepted in relation to the Receiver baud rate.

Table 53 and Table 54 list the maximum Receiver baud rate error that can be tolerated. Note that Normal Speed mode has higher toleration of baud rate variations.

D# (Data+Parity Bit)	R <sub>slow</sub> (%)	R <sub>fast</sub> (%)	Max Total Error (%)	Recommended Max Receiver Error (%)
5	93,20	106,67	+6.67/-6.8	± 3.0
6	94,12	105,79	+5.79/-5.88	± 2.0
7	94,81	105,11	+5.11/-5.19	± 2.0
8	95,36	104,58	+4.58/-4.54	± 2.0
9	95,81	104,14	+4.14/-4.19	± 1.5
10	96,17	103,78	+3.78/-3.83	± 1.5

**Table 53.** Recommended Maximum Receiver Baud Rate Error for Normal Speed Mode (U2X = 0)

**Table 54.** Recommended Maximum Receiver Baud Rate Error for Double Speed Mode (U2X = 1)

D# (Data+Parity Bit)	R <sub>slow</sub> (%)	R <sub>fast</sub> (%)	Max Total Error (%)	Recommended Max Receiver Error (%)
5	94,12	105,66	+5.66/-5.88	± 2.5
6	94,92	104,92	+4.92/-5.08	± 2.0
7	95,52	104,35	+4.35/-4.48	± 1.5
8	96,00	103,90	+3.90/-4.00	± 1.5
9	96,39	103,53	+3.53/-3.61	± 1.5
10	96,70	103,23	+3.23/-3.30	± 1.0

The recommendations of the maximum Receiver baud rate error was made under the assumption that the Receiver and Transmitter equally divides the maximum total error.

There are two possible sources for the Receivers Baud Rate error. The Receiver's system clock (XTAL) will always have some minor instability over the supply voltage range and the temperature range. When using a crystal to generate the system clock, this is rarely a problem, but for a resonator the system clock may differ more than 2% depending of the resonators tolerance. The second source for the error is more controllable. The baud rate generator can not always do an exact division of the system frequency to get the baud rate wanted. In this case an UBRR value that gives an acceptable low error can be used if possible.



		L
<b>_</b>		
		<b>7</b> 🖪

Multi-processor Communication Mode	Setting the Multi-processor Communication mode (MPCM) bit in UCSRA enables a fil- tering function of incoming frames received by the USART Receiver. Frames that do not contain address information will be ignored and not put into the receive buffer. This effectively reduces the number of incoming frames that has to be handled by the CPU, in a system with multiple MCUs that communicate via the same serial bus. The Trans- mitter is unaffected by the MPCM setting, but has to be used differently when it is a part of a system utilizing the Multi-processor Communication mode.
	If the Receiver is set up to receive frames that contain 5 to 8 data bits, then the first stop bit indicates if the frame contains data or address information. If the Receiver is set up for frames with nine data bits, then the ninth bit (RXB8) is used for identifying address and data frames. When the frame type bit (the first stop or the ninth bit) is one, the frame contains an address. When the frame type bit is zero the frame is a data frame.
	The Multi-processor Communication mode enables several Slave MCUs to receive data from a Master MCU. This is done by first decoding an address frame to find out which MCU has been addressed. If a particular Slave MCU has been addressed, it will receive the following data frames as normal, while the other Slave MCUs will ignore the received frames until another address frame is received.
Using MPCM	For an MCU to act as a Master MCU, it can use a 9-bit character frame format (UCSZ = 7). The ninth bit (TXB8) must be set when an address frame (TXB8 = 1) or cleared when a data frame (TXB = 0) is being transmitted. The Slave MCUs must in this case be set to use a 9-bit character frame format.
	The following procedure should be used to exchange data in Multi-processor Communi- cation mode:
	<ol> <li>All Slave MCUs are in Multi-processor Communication mode (MPCM in UCSRA is set).</li> </ol>
	<ol> <li>The Master MCU sends an address frame, and all slaves receive and read this frame. In the Slave MCUs, the RXC Flag in UCSRA will be set as normal.</li> </ol>
	3. Each Slave MCU reads the UDR Register and determines if it has been selected. If so, it clears the MPCM bit in UCSRA, otherwise it waits for the next address byte and keeps the MPCM setting.
	4. The addressed MCU will receive all data frames until a new address frame is received. The other Slave MCUs, which still have the MPCM bit set, will ignore the data frames.
	5. When the last data frame is received by the addressed MCU, the addressed MCU sets the MPCM bit and waits for a new address frame from Master. The process then repeats from 2.
	Using any of the 5- to 8-bit character frame formats is possible, but impractical since the Receiver must change between using n and n+1 character frame formats. This makes full-duplex operation difficult since the Transmitter and Receiver uses the same character size setting. If 5- to 8-bit character frames are used, the Transmitter must be set to use two stop bit (USBS = 1) since the first stop bit is used for indicating the frame type.
	Do not use Read-Modify-Write instructions (SBI and CBI) to set or clear the MPCM bit. The MPCM bit shares the same I/O location as the TXC Flag and this might accidentally be cleared when using SBI or CBI instructions.

### Accessing UBRRH/UCSRC Registers

Write Access

The UBRRH Register shares the same I/O location as the UCSRC Register. Therefore some special consideration must be taken when accessing this I/O location.

When doing a write access of this I/O location, the high bit of the value written, the USART Register Select (URSEL) bit, controls which one of the two registers that will be written. If URSEL is zero during a write operation, the UBRRH value will be updated. If URSEL is one, the UCSRC setting will be updated.

The following code examples show how to access the two registers.

Assembly Code Examples<sup>(1)</sup>

```
...
; Set UBRRH to 2
Idir16,0x02
out UBRRH,r16
...
; Set the USBS and the UCSZ1 bit to one, and
; the remaining bits to zero.
Idir16,(1<<URSEL)|(1<<USBS)|(1<<UCSZ1)
out UCSRC,r16
...
</pre>
```

C Code Examples<sup>(1)</sup>

```
...
/* Set UBRRH to 2 */
UBRRH = 0x02;
...
/* Set the USBS and the UCSZ1 bit to one, and */
/* the remaining bits to zero. */
UCSRC = (1<<URSEL)|(1<<USBS)|(1<<UCSZ1);
...</pre>
```

Note: 1. The example code assumes that the part specific header file is included.

As the code examples illustrate, write accesses of the two registers are relatively unaffected of the sharing of I/O location.





#### **Read Access**

Doing a read access to the UBRRH or the UCSRC Register is a more complex operation. However, in most applications, it is rarely necessary to read any of these registers.

The read access is controlled by a timed sequence. Reading the I/O location once returns the UBRRH Register contents. If the register location was read in previous system clock cycle, reading the register in the current clock cycle will return the UCSRC contents. Note that the timed sequence for reading the UCSRC is an atomic operation. Interrupts must therefore be controlled (e.g., by disabling interrupts globally) during the read operation.

The following code example shows how to read the UCSRC Register contents.

Assembly Code Example <sup>(1)</sup>
USART_ReadUCSRC:
; Read UCSRC
in r16,UBRRH
in r16,UCSRC
ret
C Code Example <sup>(1)</sup>
<pre>unsigned char USART_ReadUCSRC( void )</pre>
{
unsigned char ucsrc;
/* Read UCSRC */
ucsrc = UBRRH;
ucsrc = UCSRC;
return ucsrc;
}


Note: 1. The example code assumes that the part specific header file is included.

The assembly code example returns the UCSRC value in r16.

Reading the UBRRH contents is not an atomic operation and therefore it can be read as an ordinary register, as long as the previous instruction did not access the register location.

### USART Register Description

USART I/O Data Register – UDR



The USART Transmit Data Buffer Register and USART Receive Data Buffer Registers share the same I/O address referred to as USART Data Register or UDR. The Transmit Data Buffer Register (TXB) will be the destination for data written to the UDR Register location. Reading the UDR Register location will return the contents of the Receive Data Buffer Register (RXB).


For 5-, 6-, or 7-bit characters the upper unused bits will be ignored by the Transmitter and set to zero by the Receiver.

150 ATmega8(L)

The transmit buffer can only be written when the UDRE Flag in the UCSRA Register is set. Data written to UDR when the UDRE Flag is not set, will be ignored by the USART Transmitter. When data is written to the transmit buffer, and the Transmitter is enabled, the Transmitter will load the data into the Transmit Shift Register when the Shift Register is empty. Then the data will be serially transmitted on the TxD pin.

The receive buffer consists of a two level FIFO. The FIFO will change its state whenever the receive buffer is accessed. Due to this behavior of the receive buffer, do not use Read-Modify-Write instructions (SBI and CBI) on this location. Be careful when using bit test instructions (SBIC and SBIS), since these also will change the state of the FIFO.

#### USART Control and Status Register A – UCSRA



#### • Bit 7 – RXC: USART Receive Complete

This flag bit is set when there are unread data in the receive buffer and cleared when the receive buffer is empty (i.e. does not contain any unread data). If the Receiver is disabled, the receive buffer will be flushed and consequently the RXC bit will become zero. The RXC Flag can be used to generate a Receive Complete interrupt (see description of the RXCIE bit).

#### • Bit 6 – TXC: USART Transmit Complete

This flag bit is set when the entire frame in the Transmit Shift Register has been shifted out and there are no new data currently present in the transmit buffer (UDR). The TXC Flag bit is automatically cleared when a transmit complete interrupt is executed, or it can be cleared by writing a one to its bit location. The TXC Flag can generate a Transmit Complete interrupt (see description of the TXCIE bit).

#### • Bit 5 – UDRE: USART Data Register Empty

The UDRE Flag indicates if the transmit buffer (UDR) is ready to receive new data. If UDRE is one, the buffer is empty, and therefore ready to be written. The UDRE Flag can generate a Data Register Empty interrupt (see description of the UDRIE bit).

UDRE is set after a reset to indicate that the Transmitter is ready.

#### • Bit 4 – FE: Frame Error

This bit is set if the next character in the receive buffer had a Frame Error when received (i.e., when the first stop bit of the next character in the receive buffer is zero). This bit is valid until the receive buffer (UDR) is read. The FE bit is zero when the stop bit of received data is one. Always set this bit to zero when writing to UCSRA.

#### • Bit 3 – DOR: Data OverRun

This bit is set if a Data OverRun condition is detected. A Data OverRun occurs when the receive buffer is full (two characters), it is a new character waiting in the Receive Shift Register, and a new start bit is detected. This bit is valid until the receive buffer (UDR) is read. Always set this bit to zero when writing to UCSRA.

• Bit 2 – PE: Parity Error

This bit is set if the next character in the receive buffer had a Parity Error when received and the parity checking was enabled at that point (UPM1 = 1). This bit is valid until the receive buffer (UDR) is read. Always set this bit to zero when writing to UCSRA.

• Bit 1 – U2X: Double the USART transmission speed





This bit only has effect for the asynchronous operation. Write this bit to zero when using synchronous operation.

Writing this bit to one will reduce the divisor of the baud rate divider from 16 to 8 effectively doubling the transfer rate for asynchronous communication.

#### • Bit 0 – MPCM: Multi-processor Communication Mode

This bit enables the Multi-processor Communication mode. When the MPCM bit is written to one, all the incoming frames received by the USART Receiver that do not contain address information will be ignored. The Transmitter is unaffected by the MPCM setting. For more detailed information see "Multi-processor Communication Mode" on page 148.

#### USART Control and Status Register B – UCSRB

Bit	7	6	5	4	3	2	1	0	_
	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	UCSRB
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – RXCIE: RX Complete Interrupt Enable

Writing this bit to one enables interrupt on the RXC Flag. A USART Receive Complete interrupt will be generated only if the RXCIE bit is written to one, the Global Interrupt Flag in SREG is written to one and the RXC bit in UCSRA is set.

#### • Bit 6 – TXCIE: TX Complete Interrupt Enable

Writing this bit to one enables interrupt on the TXC Flag. A USART Transmit Complete interrupt will be generated only if the TXCIE bit is written to one, the Global Interrupt Flag in SREG is written to one and the TXC bit in UCSRA is set.

#### • Bit 5 – UDRIE: USART Data Register Empty Interrupt Enable

Writing this bit to one enables interrupt on the UDRE Flag. A Data Register Empty interrupt will be generated only if the UDRIE bit is written to one, the Global Interrupt Flag in SREG is written to one and the UDRE bit in UCSRA is set.

#### • Bit 4 – RXEN: Receiver Enable

Writing this bit to one enables the USART Receiver. The Receiver will override normal port operation for the RxD pin when enabled. Disabling the Receiver will flush the receive buffer invalidating the FE, DOR and PE Flags.

#### • Bit 3 – TXEN: Transmitter Enable

Writing this bit to one enables the USART Transmitter. The Transmitter will override normal port operation for the TxD pin when enabled. The disabling of the Transmitter (writing TXEN to zero) will not become effective until ongoing and pending transmissions are completed (i.e., when the Transmit Shift Register and Transmit Buffer Register do not contain data to be transmitted). When disabled, the Transmitter will no longer override the TxD port.

#### • Bit 2 – UCSZ2: Character Size

The UCSZ2 bits combined with the UCSZ1:0 bit in UCSRC sets the number of data bits (Character Size) in a frame the Receiver and Transmitter use.

#### • Bit 1 – RXB8: Receive Data Bit 8

RXB8 is the ninth data bit of the received character when operating with serial frames with nine data bits. Must be read before reading the low bits from UDR.

• Bit 0 – TXB8: Transmit Data Bit 8

TXB8 is the ninth data bit in the character to be transmitted when operating with serial frames with nine data bits. Must be written before writing the low bits to UDR.

#### USART Control and Status Register C – UCSRC

Bit	7	6	5	4	3	2	1	0	_
	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	UCSRC
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	1	0	0	0	0	1	1	0	

The UCSRC Register shares the same I/O location as the UBRRH Register. See the "Accessing UBRRH/UCSRC Registers" on page 149 section which describes how to access this register.

#### • Bit 7 – URSEL: Register Select

This bit selects between accessing the UCSRC or the UBRRH Register. It is read as one when reading UCSRC. The URSEL must be one when writing the UCSRC.

#### • Bit 6 – UMSEL: USART Mode Select

This bit selects between Asynchronous and Synchronous mode of operation.

#### Table 55. UMSEL Bit Settings

UMSEL	Mode	
0	Asynchronous Operation	
1	Synchronous Operation	





#### • Bit 5:4 – UPM1:0: Parity Mode

These bits enable and set type of Parity Generation and Check. If enabled, the Transmitter will automatically generate and send the parity of the transmitted data bits within each frame. The Receiver will generate a parity value for the incoming data and compare it to the UPM0 setting. If a mismatch is detected, the PE Flag in UCSRA will be set.

#### Table 56. UPM Bits Settings

UPM1	UPM0	Parity Mode
0	0	Disabled
0	1	Reserved
1	0	Enabled, Even Parity
1	1	Enabled, Odd Parity

#### • Bit 3 – USBS: Stop Bit Select

This bit selects the number of stop bits to be inserted by the trAnsmitter. The Receiver ignores this setting.

#### Table 57. USBS Bit Settings

USBS	Stop Bit(s)
0	1-bit
1	2-bit

#### • Bit 2:1 – UCSZ1:0: Character Size

The UCSZ1:0 bits combined with the UCSZ2 bit in UCSRB sets the number of data bits (Character Size) in a frame the Receiver and Transmitter use.

#### Table 58. UCSZ Bits Settings

UCSZ2	UCSZ1	UCSZ0	Character Size
0	0	0	5-bit
0	0	1	6-bit
0	1	0	7-bit
0	1	1	8-bit
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	9-bit

• Bit 0 – UCPOL: Clock Polarity

This bit is used for Synchronous mode only. Write this bit to zero when Asynchronous mode is used. The UCPOL bit sets the relationship between data output change and data input sample, and the synchronous clock (XCK).

I	able	59.	UCPOL	. Bit	Settings
---	------	-----	-------	-------	----------

	UCPOL	Transmitted Data Changed (Output of TxD Pin)	Received Data Sampled (Input on RxD Pin)
ſ	0	Rising XCK Edge	Falling XCK Edge
	1	Falling XCK Edge	Rising XCK Edge

### USART Baud Rate Registers – UBRRL and UBRRHs

Bit	15	14	13	12	11	10	9	8			
	URSEL	-	-	-		UBRR[11:8]					
	UBRR[7:0]										
	7	6	5	4	3	2	1	0	•		
Read/Write	R/W	R	R	R	R/W	R/W	R/W	R/W			
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W			
Initial Value	0	0	0	0	0	0	0	0			
	0	0	0	0	0	0	0	0			

The UBRRH Register shares the same I/O location as the UCSRC Register. See the "Accessing UBRRH/UCSRC Registers" on page 149 section which describes how to access this register.

#### • Bit 15 – URSEL: Register Select

This bit selects between accessing the UBRRH or the UCSRC Register. It is read as zero when reading UBRRH. The URSEL must be zero when writing the UBRRH.

#### • Bit 14:12 - Reserved Bits

These bits are reserved for future use. For compatibility with future devices, these bit must be written to zero when UBRRH is written.

#### • Bit 11:0 – UBRR11:0: USART Baud Rate Register

This is a 12-bit register which contains the USART baud rate. The UBRRH contains the four most significant bits, and the UBRRL contains the eight least significant bits of the USART baud rate. Ongoing transmissions by the Transmitter and Receiver will be corrupted if the baud rate is changed. Writing UBRRL will trigger an immediate update of the baud rate prescaler.





# Examples of Baud Rate Setting

For standard crystal and resonator frequencies, the most commonly used baud rates for asynchronous operation can be generated by using the UBRR settings in Table 60. UBRR values which yield an actual baud rate differing less than 0.5% from the target baud rate, are bold in the table. Higher error ratings are acceptable, but the Receiver will have less noise resistance when the error ratings are high, especially for large serial frames (see "Asynchronous Operational Range" on page 146). The error values are calculated using the following equation:

 $Error[\%] = \left(\frac{BaudRate_{Closest Match}}{BaudRate} - 1\right) \bullet 100\%$ 

		$f_{osc} = 1.0$	000 MHz			f <sub>osc</sub> = 1.8	432 MHz		f <sub>osc</sub> = 2.0000 MHz				
Baud Rate	U2X = 0		U2X = 1		U2X	U2X = 0		U2X = 1		U2X = 0		U2X = 1	
(bps)	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	
2400	25	0.2%	51	0.2%	47	0.0%	95	0.0%	51	0.2%	103	0.2%	
4800	12	0.2%	25	0.2%	23	0.0%	47	0.0%	25	0.2%	51	0.2%	
9600	6	-7.0%	12	0.2%	11	0.0%	23	0.0%	12	0.2%	25	0.2%	
14.4k	3	8.5%	8	-3.5%	7	0.0%	15	0.0%	8	-3.5%	16	2.1%	
19.2k	2	8.5%	6	-7.0%	5	0.0%	11	0.0%	6	-7.0%	12	0.2%	
28.8k	1	8.5%	3	8.5%	3	0.0%	7	0.0%	3	8.5%	8	-3.5%	
38.4k	1	-18.6%	2	8.5%	2	0.0%	5	0.0%	2	8.5%	6	-7.0%	
57.6k	0	8.5%	1	8.5%	1	0.0%	3	0.0%	1	8.5%	3	8.5%	
76.8k	_	-	1	-18.6%	1	-25.0%	2	0.0%	1	-18.6%	2	8.5%	
115.2k	_	-	0	8.5%	0	0.0%	1	0.0%	0	8.5%	1	8.5%	
230.4k	_	-	_	-	_	-	0	0.0%	_	-	_	_	
250k	_	-	-	-	_	-	_	-	_	-	o	0.0%	
Max <sup>(1)</sup>	62.5	kbps	125	kbps	115.2	2 kbps	230.4	kbps	125	kbps	250	kbps	

Table 60. Examples of UBRR Settings for Commonly Used Oscillator Frequencies

1. UBRR = 0, Error = 0.0%

		f <sub>osc</sub> = 3.6	864 MHz			$f_{osc} = 4.0$	000 MHz		f <sub>osc</sub> = 7.3728 MHz				
Baud Rate	U2X	( = 0	U2X = 1		U2X = 0		U2X = 1		U2X = 0		U2X	( = 1	
(bps)	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	
2400	95	0.0%	191	0.0%	103	0.2%	207	0.2%	191	0.0%	383	0.0%	
4800	47	0.0%	95	0.0%	51	0.2%	103	0.2%	95	0.0%	191	0.0%	
9600	23	0.0%	47	0.0%	25	0.2%	51	0.2%	47	0.0%	95	0.0%	
14.4k	15	0.0%	31	0.0%	16	2.1%	34	-0.8%	31	0.0%	63	0.0%	
19.2k	11	0.0%	23	0.0%	12	0.2%	25	0.2%	23	0.0%	47	0.0%	
28.8k	7	0.0%	15	0.0%	8	-3.5%	16	2.1%	15	0.0%	31	0.0%	
38.4k	5	0.0%	11	0.0%	6	-7.0%	12	0.2%	11	0.0%	23	0.0%	
57.6k	3	0.0%	7	0.0%	3	8.5%	8	-3.5%	7	0.0%	15	0.0%	
76.8k	2	0.0%	5	0.0%	2	8.5%	6	-7.0%	5	0.0%	11	0.0%	
115.2k	1	0.0%	3	0.0%	1	8.5%	3	8.5%	3	0.0%	7	0.0%	
230.4k	0	0.0%	1	0.0%	0	8.5%	1	8.5%	1	0.0%	3	0.0%	
250k	0	-7.8%	1	-7.8%	0	0.0%	1	0.0%	1	-7.8%	3	-7.8%	
0.5M	-	_	0	-7.8%	-	_	0	0.0%	0	-7.8%	1	-7.8%	
1M	_	_	_	_	-	_	_	_	-	_	0	-7.8%	
Max <sup>(1)</sup>	230.4	kbps	460.8	kbps	250	kbps	0.5 M	Vbps	460.8 kbps 921.6 kbps				

Table 61. Examples of UBRR Settings for Commonly Used Oscillator F	Frequencies (Continued)
--	-------------------------

1. UBRR = 0, Error = 0.0%





		$f_{osc} = 8.0$	000 MHz			$f_{osc} = 11.$	0592 MHz		f <sub>osc</sub> = 14.7456 MHz				
Baud Rate	U2X = 0		U2X = 1		U2X = 0		U2X = 1		U2X = 0		U2X = 1		
(bps)	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	
2400	207	0.2%	416	-0.1%	287	0.0%	575	0.0%	383	0.0%	767	0.0%	
4800	103	0.2%	207	0.2%	143	0.0%	287	0.0%	191	0.0%	383	0.0%	
9600	51	0.2%	103	0.2%	71	0.0%	143	0.0%	95	0.0%	191	0.0%	
14.4k	34	-0.8%	68	0.6%	47	0.0%	95	0.0%	63	0.0%	127	0.0%	
19.2k	25	0.2%	51	0.2%	35	0.0%	71	0.0%	47	0.0%	95	0.0%	
28.8k	16	2.1%	34	-0.8%	23	0.0%	47	0.0%	31	0.0%	63	0.0%	
38.4k	12	0.2%	25	0.2%	17	0.0%	35	0.0%	23	0.0%	47	0.0%	
57.6k	8	-3.5%	16	2.1%	11	0.0%	23	0.0%	15	0.0%	31	0.0%	
76.8k	6	-7.0%	12	0.2%	8	0.0%	17	0.0%	11	0.0%	23	0.0%	
115.2k	3	8.5%	8	-3.5%	5	0.0%	11	0.0%	7	0.0%	15	0.0%	
230.4k	1	8.5%	3	8.5%	2	0.0%	5	0.0%	3	0.0%	7	0.0%	
250k	1	0.0%	3	0.0%	2	-7.8%	5	-7.8%	3	-7.8%	6	5.3%	
0.5M	O	0.0%	1	0.0%	-	_	2	-7.8%	1	-7.8%	3	-7.8%	
1M	-	_	O	0.0%	-	_	-	-	0	-7.8%	1	-7.8%	
Max <sup>(1)</sup>	0.5 Mbps	0.5 Mbps 1 Mbps		691.2 kb	ps	1.3824 Mbps		921.6 kbps		1.8432 Mbps			

Table 62.	Examples of	UBRR Settings	for Commonly	/ Used Oscillator	Frequencies	(Continued)

1. UBRR = 0, Error = 0.0%

		f <sub>osc</sub> = 16.	0000 MHz			f <sub>osc</sub> = 18.	4320 MHz		f <sub>osc</sub> = 20.0000 MHz				
Baud Rate	U2X = 0		U2X	U2X = 1		U2X = 0		U2X = 1		U2X = 0		ζ = 1	
(bps)	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	UBRR	Error	
2400	416	-0.1%	832	0.0%	479	0.0%	959	0.0%	520	0.0%	1041	0.0%	
4800	207	0.2%	416	-0.1%	239	0.0%	479	0.0%	259	0.2%	520	0.0%	
9600	103	0.2%	207	0.2%	119	0.0%	239	0.0%	129	0.2%	259	0.2%	
14.4k	68	0.6%	138	-0.1%	79	0.0%	159	0.0%	86	-0.2%	173	-0.2%	
19.2k	51	0.2%	103	0.2%	59	0.0%	119	0.0%	64	0.2%	129	0.2%	
28.8k	34	-0.8%	68	0.6%	39	0.0%	79	0.0%	42	0.9%	86	-0.2%	
38.4k	25	0.2%	51	0.2%	29	0.0%	59	0.0%	32	-1.4%	64	0.2%	
57.6k	16	2.1%	34	-0.8%	19	0.0%	39	0.0%	21	-1.4%	42	0.9%	
76.8k	12	0.2%	25	0.2%	14	0.0%	29	0.0%	15	1.7%	32	-1.4%	
115.2k	8	-3.5%	16	2.1%	9	0.0%	19	0.0%	10	-1.4%	21	-1.4%	
230.4k	3	8.5%	8	-3.5%	4	0.0%	9	0.0%	4	8.5%	10	-1.4%	
250k	3	0.0%	7	0.0%	4	-7.8%	8	2.4%	4	0.0%	9	0.0%	
0.5M	1	0.0%	3	0.0%	_	_	4	-7.8%	-	_	4	0.0%	
1M	0	0.0%	1	0.0%	_	-	-	_	-	_	-	_	
Max <sup>(1)</sup>	1 M	bps	2 M	bps	1.152	Mbps	2.304	Mbps	1.25 Mbps 2.5 Mbps			Nbps	

Table 63. Examples of UBRR Settings for Commonly Used Oscillator Frequencies (Cor	inued)
---	--------

1. UBRR = 0, Error = 0.0%





### Two-wire Serial Interface


### Features

- Simple Yet Powerful and Flexible Communication Interface, only two Bus Lines Needed
  - Both Master and Slave Operation Supported
  - Device can Operate as Transmitter or Receiver
  - 7-bit Address Space Allows up to 128 Different Slave Addresses
  - Multi-master Arbitration Support
  - Up to 400 kHz Data Transfer Speed
  - Slew-rate Limited Output Drivers
  - Noise Suppression Circuitry Rejects Spikes on Bus Lines
  - Fully Programmable Slave Address with General Call Support
  - Address Recognition Causes Wake-up When AVR is in Sleep Mode

### Two-wire Serial Interface Bus Definition

The Two-wire Serial Interface (TWI) is ideally suited for typical microcontroller applications. The TWI protocol allows the systems designer to interconnect up to 128 different devices using only two bi-directional bus lines, one for clock (SCL) and one for data (SDA). The only external hardware needed to implement the bus is a single pull-up resistor for each of the TWI bus lines. All devices connected to the bus have individual addresses, and mechanisms for resolving bus contention are inherent in the TWI protocol.

#### Figure 68. TWI Bus Interconnection



#### **TWI Terminology**

The following definitions are frequently encountered in this section.

#### Table 64. TWI Terminology

Term	Description
Master	The device that initiates and terminates a transmission. The Master also generates the SCL clock.
Slave	The device addressed by a Master.
Transmitter	The device placing data on the bus.
Receiver	The device reading data from the bus.

#### **Electrical Interconnection**


As depicted in Figure 68, both bus lines are connected to the positive supply voltage through pull-up resistors. The bus drivers of all TWI-compliant devices are open-drain or open-collector. This implements a wired-AND function which is essential to the operation of the interface. A low level on a TWI bus line is generated when one or more TWI devices output a zero. A high level is output when all TWI devices tri-state their outputs, allowing the pull-up resistors to pull the line high. Note that all AVR devices connected to the TWI bus must be powered in order to allow any bus operation.


The number of devices that can be connected to the bus is only limited by the bus capacitance limit of 400 pF and the 7-bit slave address space. A detailed specification of the electrical characteristics of the TWI is given in "Two-wire Serial Interface Characteristics" on page 240. Two different sets of specifications are presented there, one relevant for bus speeds below 100 kHz, and one valid for bus speeds up to 400 kHz.

# Data Transfer and Frame Format

#### **Transferring Bits**

Each data bit transferred on the TWI bus is accompanied by a pulse on the clock line. The level of the data line must be stable when the clock line is high. The only exception to this rule is for generating start and stop conditions.






#### **START and STOP Conditions**

The Master initiates and terminates a data transmission. The transmission is initiated when the Master issues a START condition on the bus, and it is terminated when the Master issues a STOP condition. Between a START and a STOP condition, the bus is considered busy, and no other master should try to seize control of the bus. A special case occurs when a new START condition is issued between a START and STOP condition. This is referred to as a REPEATED START condition, and is used when the Master wishes to initiate a new transfer without relinquishing control of the bus. After a REPEATED START, the bus is considered busy until the next STOP. This is identical to the START behavior, and therefore START is used to describe both START and REPEATED START for the remainder of this datasheet, unless otherwise noted. As depicted below, START and STOP conditions are signalled by changing the level of the SDA line when the SCL line is high.










#### **Address Packet Format**


All address packets transmitted on the TWI bus are 9 bits long, consisting of 7 address bits, one READ/WRITE control bit and an acknowledge bit. If the READ/WRITE bit is set, a read operation is to be performed, otherwise a write operation should be performed. When a Slave recognizes that it is being addressed, it should acknowledge by pulling SDA low in the ninth SCL (ACK) cycle. If the addressed Slave is busy, or for some other reason can not service the Master's request, the SDA line should be left high in the ACK clock cycle. The Master can then transmit a STOP condition, or a REPEATED START condition to initiate a new transmission. An address packet consisting of a slave address and a READ or a WRITE bit is called SLA+R or SLA+W, respectively.

The MSB of the address byte is transmitted first. Slave addresses can freely be allocated by the designer, but the address 0000 000 is reserved for a general call.

When a general call is issued, all slaves should respond by pulling the SDA line low in the ACK cycle. A general call is used when a Master wishes to transmit the same message to several slaves in the system. When the general call address followed by a Write bit is transmitted on the bus, all slaves set up to acknowledge the general call will pull the SDA line low in the ack cycle. The following data packets will then be received by all the slaves that acknowledged the general call. Note that transmitting the general call address followed by a Read bit is meaningless, as this would cause contention if several slaves started transmitting different data.

All addresses of the format 1111 xxx should be reserved for future purposes.






#### **Data Packet Format**

All data packets transmitted on the TWI bus are nine bits long, consisting of one data byte and an acknowledge bit. During a data transfer, the Master generates the clock and the START and STOP conditions, while the Receiver is responsible for acknowledging the reception. An Acknowledge (ACK) is signalled by the Receiver pulling the SDA line low during the ninth SCL cycle. If the Receiver leaves the SDA line high, a NACK is signalled. When the Receiver has received the last byte, or for some reason cannot receive any more bytes, it should inform the Transmitter by sending a NACK after the final byte. The MSB of the data byte is transmitted first.

#### Figure 72. Data Packet Format




# Combining Address and Data Packets into a Transmission

A transmission basically consists of a START condition, a SLA+R/W, one or more data packets and a STOP condition. An empty message, consisting of a START followed by a STOP condition, is illegal. Note that the Wired-ANDing of the SCL line can be used to implement handshaking between the Master and the Slave. The Slave can extend the SCL low period by pulling the SCL line low. This is useful if the clock speed set up by the Master is too fast for the Slave, or the Slave needs extra time for processing between the data transmissions. The Slave extending the SCL low period will not affect the SCL high period, which is determined by the Master. As a consequence, the Slave can reduce the TWI data transfer speed by prolonging the SCL duty cycle.

Figure 73 shows a typical data transmission. Note that several data bytes can be transmitted between the SLA+R/W and the STOP condition, depending on the software protocol implemented by the application software.

Figure 73. Typical Data Transmission





# <u>AMEL</u>

### Multi-master Bus Systems, Arbitration and Synchronization

The TWI protocol allows bus systems with several masters. Special concerns have been taken in order to ensure that transmissions will proceed as normal, even if two or more masters initiate a transmission at the same time. Two problems arise in multi-master systems:

- An algorithm must be implemented allowing only one of the masters to complete the transmission. All other masters should cease transmission when they discover that they have lost the selection process. This selection process is called arbitration. When a contending master discovers that it has lost the arbitration process, it should immediately switch to Slave mode to check whether it is being addressed by the winning master. The fact that multiple masters have started transmission at the same time should not be detectable to the slaves, i.e. the data being transferred on the bus must not be corrupted.
- Different masters may use different SCL frequencies. A scheme must be devised to synchronize the serial clocks from all masters, in order to let the transmission proceed in a lockstep fashion. This will facilitate the arbitration process.

The wired-ANDing of the bus lines is used to solve both these problems. The serial clocks from all masters will be wired-ANDed, yielding a combined clock with a high period equal to the one from the Master with the shortest high period. The low period of the combined clock is equal to the low period of the Master with the longest low period. Note that all masters listen to the SCL line, effectively starting to count their SCL high and low time-out periods when the combined SCL line goes high or low, respectively.





Figure 74. SCL Synchronization Between Multiple Masters

Arbitration is carried out by all masters continuously monitoring the SDA line after outputting data. If the value read from the SDA line does not match the value the Master had output, it has lost the arbitration. Note that a Master can only lose arbitration when it outputs a high SDA value while another Master outputs a low value. The losing Master should immediately go to Slave mode, checking if it is being addressed by the winning Master. The SDA line should be left high, but losing masters are allowed to generate a clock signal until the end of the current data or address packet. Arbitration will continue until only one Master remains, and this may take many bits. If several masters are trying to address the same Slave, arbitration will continue into the data packet.





Note that arbitration is not allowed between:

- A REPEATED START condition and a data bit.
- A STOP condition and a data bit.
- A REPEATED START and a STOP condition.

It is the user software's responsibility to ensure that these illegal arbitration conditions never occur. This implies that in multi-master systems, all data transfers must use the same composition of SLA+R/W and data packets. In other words: All transmissions must contain the same number of data packets, otherwise the result of the arbitration is undefined.






### Overview of the TWI Module

The TWI module is comprised of several submodules, as shown in Figure 76. All registers drawn in a thick line are accessible through the AVR data bus.

Figure 76. Overview of the TWI Module



#### SCL and SDA Pins

These pins interface the AVR TWI with the rest of the MCU system. The output drivers contain a slew-rate limiter in order to conform to the TWI specification. The input stages contain a spike suppression unit removing spikes shorter than 50 ns. Note that the internal pull-ups in the AVR pads can be enabled by setting the PORT bits corresponding to the SCL and SDA pins, as explained in the I/O Port section. The internal pull-ups can in some systems eliminate the need for external ones.

Bit Rate Generator Unit	This unit controls the period of SCL when operating in a Master mode. The SCL period is controlled by settings in the TWI Bit Rate Register (TWBR) and the Prescaler bits in the TWI Status Register (TWSR). Slave operation does not depend on Bit Rate or Prescaler settings, but the CPU clock frequency in the Slave must be at least 16 times higher than the SCL frequency. Note that slaves may prolong the SCL low period, thereby reducing the average TWI bus clock period. The SCL frequency is generated according to the following equation:
	SCL frequency = $\frac{\text{CPU Clock frequency}}{16 + 2(\text{TWBR}) \cdot 4^{TWPS}}$
	• TWBR = Value of the TWI Bit Rate Register.
	<ul> <li>TWPS = Value of the prescaler bits in the TWI Status Register.</li> </ul>
	Note: TWBR should be 10 or higher if the TWI operates in Master mode. If TWBR is lower than 10, the Master may produce an incorrect output on SDA and SCL for the reminder of the byte. The problem occurs when operating the TWI in Master mode, sending Start + SLA + R/W to a Slave (a Slave does not need to be connected to the bus for the condition to happen).
Bus Interface Unit	This unit contains the Data and Address Shift Register (TWDR), a START/STOP Con- troller and Arbitration detection hardware. The TWDR contains the address or data bytes to be transmitted, or the address or data bytes received. In addition to the 8-bit TWDR, the Bus Interface Unit also contains a register containing the (N)ACK bit to be transmitted or received. This (N)ACK Register is not directly accessible by the applica- tion software. However, when receiving, it can be set or cleared by manipulating the TWI Control Register (TWCR). When in Transmitter mode, the value of the received (N)ACK bit can be determined by the value in the TWSR.
	The START/STOP Controller is responsible for generation and detection of START, REPEATED START, and STOP conditions. The START/STOP controller is able to detect START and STOP conditions even when the AVR MCU is in one of the sleep modes, enabling the MCU to wake up if addressed by a Master.
	If the TWI has initiated a transmission as Master, the Arbitration Detection hardware continuously monitors the transmission trying to determine if arbitration is in process. If the TWI has lost an arbitration, the Control Unit is informed. Correct action can then be taken and appropriate status codes generated.
Address Match Unit	The Address Match unit checks if received address bytes match the seven-bit address in the TWI Address Register (TWAR). If the TWI General Call Recognition Enable (TWGCE) bit in the TWAR is written to one, all incoming address bits will also be com- pared against the General Call address. Upon an address match, the Control Unit is informed, allowing correct action to be taken. The TWI may or may not acknowledge its address, depending on settings in the TWCR. The Address Match unit is able to com- pare addresses even when the AVR MCU is in sleep mode, enabling the MCU to wake up if addressed by a Master. If another interrupt (e.g., INT0) occurs during TWI Power- down address match and wakes up the CPU, the TWI aborts operation and return to it's idle state. If this cause any problems, ensure that TWI Address Match is the only enabled interrupt when entering Power-down.
Control Unit	The Control unit monitors the TWI bus and generates responses corresponding to set- tings in the TWI Control Register (TWCR). When an event requiring the attention of the application occurs on the TWI bus, the TWI Interrupt Flag (TWINT) is asserted. In the next clock cycle, the TWI Status Register (TWSR) is updated with a status code identify- ing the event. The TWSR only contains relevant status information when the TWI





Interrupt Flag is asserted. At all other times, the TWSR contains a special status code indicating that no relevant status information is available. As long as the TWINT Flag is set, the SCL line is held low. This allows the application software to complete its tasks before allowing the TWI transmission to continue.

The TWINT Flag is set in the following situations:

- After the TWI has transmitted a START/REPEATED START condition.
- After the TWI has transmitted SLA+R/W.
- After the TWI has transmitted an address byte.
- After the TWI has lost arbitration.
- After the TWI has been addressed by own slave address or general call.
- After the TWI has received a data byte.
- After a STOP or REPEATED START has been received while still addressed as a Slave.
- When a bus error has occurred due to an illegal START or STOP condition.

### **TWI Register Description**

#### TWI Bit Rate Register – TWBR

Bit	7	6	5	4	3	2	1	0	_
	TWBR7	TWBR6	TWBR5	TWBR4	TWBR3	TWBR2	TWBR1	TWBR0	TWBR
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

#### • Bits 7..0 – TWI Bit Rate Register

TWBR selects the division factor for the bit rate generator. The bit rate generator is a frequency divider which generates the SCL clock frequency in the Master modes. See "Bit Rate Generator Unit" on page 167 for calculating bit rates.

#### TWI Control Register – TWCR

Bit	7	6	5	4	3	2	1	0	_
	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	TWCR
Read/Write	R/W	R/W	R/W	R/W	R	R/W	R	R/W	-
Initial Value	0	0	0	0	0	0	0	0	

The TWCR is used to control the operation of the TWI. It is used to enable the TWI, to initiate a Master access by applying a START condition to the bus, to generate a Receiver acknowledge, to generate a stop condition, and to control halting of the bus while the data to be written to the bus are written to the TWDR. It also indicates a write collision if data is attempted written to TWDR while the register is inaccessible.

#### • Bit 7 – TWINT: TWI Interrupt Flag

This bit is set by hardware when the TWI has finished its current job and expects application software response. If the I-bit in SREG and TWIE in TWCR are set, the MCU will jump to the TWI Interrupt Vector. While the TWINT Flag is set, the SCL low period is stretched. The TWINT Flag must be cleared by software by writing a logic one to it. Note that this flag is not automatically cleared by hardware when executing the interrupt routine. Also note that clearing this flag starts the operation of the TWI, so all accesses to the TWI Address Register (TWAR), TWI Status Register (TWSR), and TWI Data Register (TWDR) must be complete before clearing this flag.

#### • Bit 6 – TWEA: TWI Enable Acknowledge Bit

The TWEA bit controls the generation of the acknowledge pulse. If the TWEA bit is written to one, the ACK pulse is generated on the TWI bus if the following conditions are met:

- 1. The device's own slave address has been received.
- 2. A general call has been received, while the TWGCE bit in the TWAR is set.
- 3. A data byte has been received in Master Receiver or Slave Receiver mode.

By writing the TWEA bit to zero, the device can be virtually disconnected from the Twowire Serial Bus temporarily. Address recognition can then be resumed by writing the TWEA bit to one again.

#### • Bit 5 – TWSTA: TWI START Condition Bit

The application writes the TWSTA bit to one when it desires to become a Master on the Two-wire Serial Bus. The TWI hardware checks if the bus is available, and generates a START condition on the bus if it is free. However, if the bus is not free, the TWI waits until a STOP condition is detected, and then generates a new START condition to claim the bus Master status. TWSTA must be cleared by software when the START condition has been transmitted.

#### • Bit 4 – TWSTO: TWI STOP Condition Bit

Writing the TWSTO bit to one in Master mode will generate a STOP condition on the Two-wire Serial Bus. When the STOP condition is executed on the bus, the TWSTO bit is cleared automatically. In Slave mode, setting the TWSTO bit can be used to recover from an error condition. This will not generate a STOP condition, but the TWI returns to a well-defined unaddressed Slave mode and releases the SCL and SDA lines to a high impedance state.

#### Bit 3 – TWWC: TWI Write Collision Flag

The TWWC bit is set when attempting to write to the TWI Data Register – TWDR when TWINT is low. This flag is cleared by writing the TWDR Register when TWINT is high.

#### • Bit 2 – TWEN: TWI Enable Bit

The TWEN bit enables TWI operation and activates the TWI interface. When TWEN is written to one, the TWI takes control over the I/O pins connected to the SCL and SDA pins, enabling the slew-rate limiters and spike filters. If this bit is written to zero, the TWI is switched off and all TWI transmissions are terminated, regardless of any ongoing operation.

#### • Bit 1 – Res: Reserved Bit

This bit is a reserved bit and will always read as zero.

#### • Bit 0 – TWIE: TWI Interrupt Enable

When this bit is written to one, and the I-bit in SREG is set, the TWI interrupt request will be activated for as long as the TWINT Flag is high.





#### TWI Status Register – TWSR

Bit	7	6	5	4	3	2	1	0	_
	TWS7	TWS6	TWS5	TWS4	TWS3	-	TWPS1	TWPS0	TWSR
Read/Write	R	R	R	R	R	R	R/W	R/W	
Initial Value	1	1	1	1	1	0	0	0	

#### • Bits 7..3 – TWS: TWI Status

These 5 bits reflect the status of the TWI logic and the Two-wire Serial Bus. The different status codes are described later in this section. Note that the value read from TWSR contains both the 5-bit status value and the 2-bit prescaler value. The application designer should mask the prescaler bits to zero when checking the Status bits. This makes status checking independent of prescaler setting. This approach is used in this datasheet, unless otherwise noted.

#### • Bit 2 – Res: Reserved Bit

This bit is reserved and will always read as zero.

#### Bits 1..0 – TWPS: TWI Prescaler Bits

These bits can be read and written, and control the bit rate prescaler.

Table 65. TWI Bit Rate Prescaler
----------------------------------

TWPS1	TWPS0	Prescaler Value
0	0	1
0	1	4
1	0	16
1	1	64

To calculate bit rates, see "Bit Rate Generator Unit" on page 167. The value of TWPS1..0 is used in the equation.

#### TWI Data Register – TWDR

Bit	7	6	5	4	3	2	1	0	_
	TWD7	TWD6	TWD5	TWD4	TWD3	TWD2	TWD1	TWD0	TWDR
Read/Write	R/W	-							
Initial Value	1	1	1	1	1	1	1	1	

In Transmit mode, TWDR contains the next byte to be transmitted. In Receive mode, the TWDR contains the last byte received. It is writable while the TWI is not in the process of shifting a byte. This occurs when the TWI Interrupt Flag (TWINT) is set by hardware. Note that the Data Register cannot be initialized by the user before the first interrupt occurs. The data in TWDR remains stable as long as TWINT is set. While data is shifted out, data on the bus is simultaneously shifted in. TWDR always contains the last byte present on the bus, except after a wake up from a sleep mode by the TWI interrupt. In this case, the contents of TWDR is undefined. In the case of a lost bus arbitration, no data is lost in the transition from Master to Slave. Handling of the ACK bit is controlled automatically by the TWI logic, the CPU cannot access the ACK bit directly.

#### • Bits 7..0 - TWD: TWI Data Register

These eight bits constitute the next data byte to be transmitted, or the latest data byte received on the Two-wire Serial Bus.

TWI (Sla – TWAR	ve) Address Register	Bit	7	6	5	4	3	2	1	0
170	ATmega8(L)									

	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	TWAR
Read/Write	R/W	I							
Initial Value	1	1	1	1	1	1	1	0	

The TWAR should be loaded with the 7-bit Slave address (in the seven most significant bits of TWAR) to which the TWI will respond when programmed as a Slave Transmitter or Receiver, and not needed in the Master modes. In multimaster systems, TWAR must be set in masters which can be addressed as Slaves by other Masters.

The LSB of TWAR is used to enable recognition of the general call address (0x00). There is an associated address comparator that looks for the slave address (or general call address if enabled) in the received serial address. If a match is found, an interrupt request is generated.

#### • Bits 7..1 – TWA: TWI (Slave) Address Register

These seven bits constitute the slave address of the TWI unit.

#### • Bit 0 – TWGCE: TWI General Call Recognition Enable Bit

If set, this bit enables the recognition of a General Call given over the Two-wire Serial Bus.

# Using the TWI The AVR TWI is byte-oriented and interrupt based. Interrupts are issued after all bus events, like reception of a byte or transmission of a START condition. Because the TWI is interrupt-based, the application software is free to carry on other operations during a TWI byte transfer. Note that the TWI Interrupt Enable (TWIE) bit in TWCR together with


events, like reception of a byte or transmission of a START condition. Because the TWI is interrupt-based, the application software is free to carry on other operations during a TWI byte transfer. Note that the TWI Interrupt Enable (TWIE) bit in TWCR together with the Global Interrupt Enable bit in SREG allow the application to decide whether or not assertion of the TWINT Flag should generate an interrupt request. If the TWIE bit is cleared, the application must poll the TWINT Flag in order to detect actions on the TWI bus.


When the TWINT Flag is asserted, the TWI has finished an operation and awaits application response. In this case, the TWI Status Register (TWSR) contains a value indicating the current state of the TWI bus. The application software can then decide how the TWI should behave in the next TWI bus cycle by manipulating the TWCR and TWDR Registers.

Figure 77 is a simple example of how the application can interface to the TWI hardware. In this example, a Master wishes to transmit a single data byte to a Slave. This description is quite abstract, a more detailed explanation follows later in this section. A simple code example implementing the desired behavior is also presented.









- 1. The first step in a TWI transmission is to transmit a START condition. This is done by writing a specific value into TWCR, instructing the TWI hardware to transmit a START condition. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the START condition.
- 2. When the START condition has been transmitted, the TWINT Flag in TWCR is set, and TWSR is updated with a status code indicating that the START condition has successfully been sent.
- 3. The application software should now examine the value of TWSR, to make sure that the START condition was successfully transmitted. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must load SLA+W into TWDR. Remember that TWDR is used both for address and data. After TWDR has been loaded with the desired SLA+W, a specific value must be written to TWCR, instructing the TWI hardware to transmit the SLA+W present in TWDR. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the address packet.
- 4. When the address packet has been transmitted, the TWINT Flag in TWCR is set, and TWSR is updated with a status code indicating that the address packet has successfully been sent. The status code will also reflect whether a Slave acknowledged the packet or not.
- 5. The application software should now examine the value of TWSR, to make sure that the address packet was successfully transmitted, and that the value of the ACK bit was as expected. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must load a data packet into TWDR. Subsequently, a specific value must be written to TWCR, instructing the TWI hardware to transmit the data packet present in TWDR. Which value to write is

described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the data packet.

- 6. When the data packet has been transmitted, the TWINT Flag in TWCR is set, and TWSR is updated with a status code indicating that the data packet has successfully been sent. The status code will also reflect whether a Slave acknowledged the packet or not.
- 7. The application software should now examine the value of TWSR, to make sure that the data packet was successfully transmitted, and that the value of the ACK bit was as expected. If TWSR indicates otherwise, the application software might take some special action, like calling an error routine. Assuming that the status code is as expected, the application must write a specific value to TWCR, instructing the TWI hardware to transmit a STOP condition. Which value to write is described later on. However, it is important that the TWINT bit is set in the value written. Writing a one to TWINT clears the flag. The TWI will not start any operation as long as the TWINT bit in TWCR is set. Immediately after the application has cleared TWINT, the TWI will initiate transmission of the STOP condition. Note that TWINT is NOT set after a STOP condition has been sent.

Even though this example is simple, it shows the principles involved in all TWI transmissions. These can be summarized as follows:

- When the TWI has finished an operation and expects application response, the TWINT Flag is set. The SCL line is pulled low until TWINT is cleared.
- When the TWINT Flag is set, the user must update all TWI Registers with the value relevant for the next TWI bus cycle. As an example, TWDR must be loaded with the value to be transmitted in the next bus cycle.
- After all TWI Register updates and other pending application software tasks have been completed, TWCR is written. When writing TWCR, the TWINT bit should be set. Writing a one to TWINT clears the flag. The TWI will then commence executing whatever operation was specified by the TWCR setting.

In the following an assembly and C implementation of the example is given. Note that the code below assumes that several definitions have been made, for example by using include-files.





	Assembly Code Example	C Example	Comments
1	<b>ldi</b> r16, (1< <twint) (1<<twsta)="" th=""  =""  <=""><th>TWCR = (1&lt;<twint) (1<<twsta)="" th=""  =""  <=""><th>Send START condition</th></twint)></th></twint)>	TWCR = (1< <twint) (1<<twsta)="" th=""  =""  <=""><th>Send START condition</th></twint)>	Send START condition
	(1< <twen)< th=""><th>(1&lt;<twen)< th=""><th></th></twen)<></th></twen)<>	(1< <twen)< th=""><th></th></twen)<>	
	out TWCR, r16		
2	wait1:	<pre>while (!(TWCR &amp; (1&lt;<twint)))< pre=""></twint)))<></pre>	Wait for TWINT Flag set. This
	in r16,TWCR	;	indicates that the START condition
	sbrs r16,TWINT		has been transmitted
	<b>rjmp</b> wait1		
3	in r16,TWSR	<pre>if ((TWSR &amp; 0xF8) != START)</pre>	Check value of TWI Status
	<b>andi</b> r16, 0xF8	ERROR();	Register. Mask prescaler bits. If
	<b>cpi</b> r16, START		status different from START go to ERROR
	brne ERROR		
	<b>ldi</b> r16, SLA_W	TWDR = SLA_W;	Load SLA_W into TWDR Register.
	out TWDR, r16	TWCR = (1< <twint) (1<<twen);<="" th=""  =""><th>Clear TWINT bit in TWCR to start transmission of address</th></twint)>	Clear TWINT bit in TWCR to start transmission of address
	<b>ldi</b> r16, (1< <twint) (1<<twen)<="" th=""  =""><th></th><th></th></twint)>		
	out TWCR, r16		
4	wait2:	<pre>while (!(TWCR &amp; (1&lt;<twint)))< pre=""></twint)))<></pre>	Wait for TWINT Flag set. This
	in r16,TWCR	;	indicates that the SLA+W has been transmitted, and ACK/NACK has
	sbrs r16,TWINT		been received.
	rjmp wait2		
5	in r16,TWSR	<pre>if ((TWSR &amp; 0xF8) != MT_SLA_ACK)</pre>	Check value of TWI Status Register. Mask prescaler bits. If
	andi r16, 0xF8	ERROR ( ) ;	status different from MT_SLA_ACK
	cpi r16, MT_SLA_ACK		go to ERROR
	brne ERROR ldi r16, DATA	TWDR = DATA;	
	out TWDR, r16	TWDR = DATR $TWCR = (1 < TWINT)   (1 < TWEN);$	Load DATA into TWDR Register. Clear TWINT bit in TWCR to start
	ldi r16, (1< <twint) (1<<twen)<="" th=""  =""><th></th><th>transmission of data</th></twint)>		transmission of data
	out TWCR, r16		
6	wait3:	while (!(TWCR & (1< <twint)))< th=""><th>Wait for TWINT Flag set. This</th></twint)))<>	Wait for TWINT Flag set. This
Ŭ	in r16,TWCR	;	indicates that the DATA has been
	sbrs r16,TWINT		transmitted, and ACK/NACK has
	<b>rjmp</b> wait3		been received.
7	in r16,TWSR	<b>if</b> ((TWSR & 0xF8) !=	Check value of TWI Status
	<b>andi</b> r16, 0xF8	MT_DATA_ACK)	Register. Mask prescaler bits. If
	<b>cpi</b> r16, MT_DATA_ACK	ERROR();	status different from
	brne ERROR		MT_DATA_ACK go to ERROR
	<b>ldi</b> r16, (1< <twint) (1<<twen)="" th=""  =""  <=""><th>TWCR = (1&lt;<twint) (1<<twen)="" th=""  =""  <=""><th>Transmit STOP condition</th></twint)></th></twint)>	TWCR = (1< <twint) (1<<twen)="" th=""  =""  <=""><th>Transmit STOP condition</th></twint)>	Transmit STOP condition
	(1< <twsto)< th=""><th>(1&lt;<twsto);< th=""><th></th></twsto);<></th></twsto)<>	(1< <twsto);< th=""><th></th></twsto);<>	
	out TWCR, r16		

### **Transmission Modes**

The TWI can operate in one of four major modes. These are named Master Transmitter (MT), Master Receiver (MR), Slave Transmitter (ST) and Slave Receiver (SR). Several of these modes can be used in the same application. As an example, the TWI can use MT mode to write data into a TWI EEPROM, MR mode to read the data back from the EEPROM. If other masters are present in the system, some of these might transmit data to the TWI, and then SR mode would be used. It is the application software that decides which modes are legal.

The following sections describe each of these modes. Possible status codes are described along with figures detailing data transmission in each of the modes. These figures contain the following abbreviations:

S: START condition

**Rs: REPEATED START condition** 

R: Read bit (high level at SDA)

W: Write bit (low level at SDA)

A: Acknowledge bit (low level at SDA)

A: Not acknowledge bit (high level at SDA)

Data: 8-bit data byte

P: STOP condition

SLA: Slave Address

In Figure 79 to Figure 85, circles are used to indicate that the TWINT Flag is set. The numbers in the circles show the status code held in TWSR, with the prescaler bits masked to zero. At these points, actions must be taken by the application to continue or complete the TWI transfer. The TWI transfer is suspended until the TWINT Flag is cleared by software.

When the TWINT Flag is set, the status code in TWSR is used to determine the appropriate software action. For each status code, the required software action and details of the following serial transfer are given in Table 66 to Table 69. Note that the prescaler bits are masked to zero in these tables.






#### **Master Transmitter Mode**

In the Master Transmitter mode, a number of data bytes are transmitted to a Slave Receiver (see Figure 78). In order to enter a Master mode, a START condition must be transmitted. The format of the following address packet determines whether Master Transmitter or Master Receiver mode is to be entered. If SLA+W is transmitted, MT mode is entered, if SLA+R is transmitted, MR mode is entered. All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.

#### Figure 78. Data Transfer in Master Transmitter Mode



A START condition is sent by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	тwwc	TWEN	-	TWIE
value	1	Х	1	0	Х	1	0	Х

TWEN must be set to enable the Two-wire Serial Interface, TWSTA must be written to one to transmit a START condition and TWINT must be written to one to clear the TWINT Flag. The TWI will then test the Two-wire Serial Bus and generate a START condition as soon as the bus becomes free. After a START condition has been transmitted, the TWINT Flag is set by hardware, and the status code in TWSR will be 0x08 (see Table 66). In order to enter MT mode, SLA+W must be transmitted. This is done by writing SLA+W to TWDR. Thereafter the TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	1	Х	0	0	Х	1	0	Х

When SLA+W have been transmitted and an acknowledgement bit has been received, TWINT is set again and a number of status codes in TWSR are possible. Possible status codes in Master mode are 0x18, 0x20, or 0x38. The appropriate action to be taken for each of these status codes is detailed in Table 66.

When SLA+W has been successfully transmitted, a data packet should be transmitted. This is done by writing the data byte to TWDR. TWDR must only be written when TWINT is high. If not, the access will be discarded, and the Write Collision bit (TWWC) will be set in the TWCR Register. After updating TWDR, the TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	тwwc	TWEN	-	TWIE
value	1	Х	0	0	Х	1	0	Х

This scheme is repeated until the last byte has been sent and the transfer is ended by generating a STOP condition or a repeated START condition. A STOP condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	тwwc	TWEN	-	TWIE
value	1	Х	0	1	Х	1	0	Х

A REPEATED START condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	тwsтo	TWWC	TWWC TWEN		TWIE
value	1	Х	1	0	Х	1	0	Х


After a repeated START condition (state 0x10) the Two-wire Serial Interface can access the same Slave again, or a new Slave without transmitting a STOP condition. Repeated START enables the Master to switch between Slaves, Master Transmitter mode and Master Receiver mode without losing control of the bus..


Table 66. Status codes for Master Transmitter Mode

Status Code		Applica	tion Softv	vare Resp	onse		
(TWSR) Prescaler Bits	Status of the Two-wire Serial Bus and Two-wire Serial Inter-	To/from TWDR		To	TWCR		
are 0	face Hardware		STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0x08	A START condition has been transmitted	Load SLA+W	0	0	1	х	SLA+W will be transmitted; ACK or NOT ACK will be received
0x10	A repeated START condition has been transmitted	Load SLA+W or Load SLA+R	0 0	0 0	1 1	x x	SLA+W will be transmitted; ACK or NOT ACK will be received SLA+R will be transmitted;
							Logic will switch to Master Receiver mode
0x18	SLA+W has been transmitted; ACK has been received	Load data byte or	0	0	1	Х	Data byte will be transmitted and ACK or NOT ACK will be received
		No TWDR action or	1	0	1	Х	Repeated START will be transmitted
		No TWDR action or	0	1	1	Х	STOP condition will be transmitted and
		No TWDR action	1	1	1	х	TWSTO Flag will be reset STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset
0x20	SLA+W has been transmitted; NOT ACK has been received	Load data byte or	0	0	1	х	Data byte will be transmitted and ACK or NOT ACK will be received
		No TWDR action or	1	0	1	Х	Repeated START will be transmitted
		No TWDR action or	0	1	1	Х	STOP condition will be transmitted and
		No TWDR action	1	1	1	х	TWSTO Flag will be reset STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset
0x28	Data byte has been transmitted; ACK has been received	Load data byte or	0	0	1	х	Data byte will be transmitted and ACK or NOT ACK will be received
		No TWDR action or	1	0	1	Х	Repeated START will be transmitted
		No TWDR action or	0	1	1	х	STOP condition will be transmitted and TWSTO Flag will be reset
		No TWDR action	1	1	1	х	STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset
0x30	Data byte has been transmitted; NOT ACK has been received	Load data byte or	0	0	1	х	Data byte will be transmitted and ACK or NOT ACK will be received
		No TWDR action or	1	0	1	Х	Repeated START will be transmitted
		No TWDR action or	0	1	1	х	STOP condition will be transmitted and
		No TWDR action	1	1	1	х	TWSTO Flag will be reset STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset
0x38	Arbitration lost in SLA+W or data bytes	No TWDR action or	0	0	1	х	Two-wire Serial Bus will be released and not addressed Slave mode entered
	bytto	No TWDR action	1	0	1	х	A START condition will be transmitted when the bus be- comes free










#### Master Receiver Mode

In the Master Receiver mode, a number of data bytes are received from a Slave Transmitter (see Figure 80). In order to enter a Master mode, a START condition must be transmitted. The format of the following address packet determines whether Master Transmitter or Master Receiver mode is to be entered. If SLA+W is transmitted, MT mode is entered, if SLA+R is transmitted, MR mode is entered. All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.

#### Figure 80. Data Transfer in Master Receiver Mode



A START condition is sent by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	тwwc	TWEN	-	TWIE
value	1	Х	1	0	Х	1	0	Х

TWEN must be written to one to enable the Two-wire Serial Interface, TWSTA must be written to one to transmit a START condition and TWINT must be set to clear the TWINT Flag. The TWI will then test the Two-wire Serial Bus and generate a START condition as soon as the bus becomes free. After a START condition has been transmitted, the TWINT Flag is set by hardware, and the status code in TWSR will be 0x08 (See Table 66). In order to enter MR mode, SLA+R must be transmitted. This is done by writing SLA+R to TWDR. Thereafter the TWINT bit should be cleared (by writing it to one) to continue the transfer. This is accomplished by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	тwwc	TWEN	-	TWIE
value	1	Х	0	0	Х	1	0	Х

When SLA+R have been transmitted and an acknowledgement bit has been received, TWINT is set again and a number of status codes in TWSR are possible. Possible status codes in Master mode are 0x38, 0x40, or 0x48. The appropriate action to be taken for each of these status codes is detailed in Table 67. Received data can be read from the TWDR Register when the TWINT Flag is set high by hardware. This scheme is repeated until the last byte has been received. After the last byte has been received, the MR should inform the ST by sending a NACK after the last received data byte. The transfer is ended by generating a STOP condition or a repeated START condition. A STOP condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	1	Х	0	1	Х	1	0	Х

A REPEATED START condition is generated by writing the following value to TWCR:

TWCR	TWINT	TWEA	TWSTA	TWSTO	тwwc	TWEN	-	TWIE
value	1	Х	1	0	Х	1	0	Х





After a repeated START condition (state 0x10) the Two-wire Serial Interface can access the same Slave again, or a new Slave without transmitting a STOP condition. Repeated START enables the Master to switch between Slaves, Master Transmitter mode and Master Receiver mode without losing control over the bus.

Status Code		Applica	tion Softw	/are Resp	onse		
(TWSR) Prescaler Bits	Status of the Two-wire Serial Bus and Two-wire Serial Inter-			To	TWCR		
are 0	face Hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0x08	A START condition has been transmitted	Load SLA+R	0	0	1	х	SLA+R will be transmitted ACK or NOT ACK will be received
0x10	A repeated START condition has been transmitted	Load SLA+R or	0	0	1	X	SLA+R will be transmitted ACK or NOT ACK will be received
		Load SLA+W	0	0	1	X	SLA+W will be transmitted Logic will switch to Master Transmitter mode
0x38	Arbitration lost in SLA+R or NOT ACK bit	No TWDR action or	0	0	1	Х	Two-wire Serial Bus will be released and not addressed Slave mode will be entered
		No TWDR action	1	0	1	X	A START condition will be transmitted when the bus becomes free
0x40	SLA+R has been transmitted; ACK has been received	No TWDR action or	0	0	1	0	Data byte will be received and NOT ACK will be returned
		No TWDR action	0	0	1	1	Data byte will be received and ACK will be returned
0x48	SLA+R has been transmitted;	No TWDR action or	1	0	1	X	Repeated START will be transmitted
	NOT ACK has been received	No TWDR action or	0	1	1	X	STOP condition will be transmitted and TWSTO Flag will be reset
		No TWDR action	1	1	1	Х	STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset
0x50	Data byte has been received; ACK has been returned	Read data byte or	0	0	1	0	Data byte will be received and NOT ACK will be returned
		Read data byte	0	0	1	1	Data byte will be received and ACK will be returned
0x58	Data byte has been received;	Read data byte or	1	0	1	X	Repeated START will be transmitted
	NOT ACK has been returned	Read data byte or	0	1	1	X	STOP condition will be transmitted and TWSTO Flag will be reset
		Read data byte	1	1	1	Х	STOP condition followed by a START condition will be transmitted and TWSTO Flag will be reset

Table 67. Status codes for Master Receiver Mode





Figure 81. Formats and States in the Master Receiver Mode

#### **Slave Receiver Mode**

In the Slave Receiver mode, a number of data bytes are received from a Master Transmitter (see Figure 82). All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.

Figure 82. Data transfer in Slave Receiver mode



To initiate the Slave Receiver mode, TWAR and TWCR must be initialized as follows:

TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE
value		Device's Own Slave Address						





The upper 7 bits are the address to which the Two-wire Serial Interface will respond when addressed by a Master. If the LSB is set, the TWI will respond to the general call address (0x00), otherwise it will ignore the general call address.

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	0	1	0	0	0	1	0	Х

TWEN must be written to one to enable the TWI. The TWEA bit must be written to one to enable the acknowledgement of the device's own slave address or the general call address. TWSTA and TWSTO must be written to zero.

When TWAR and TWCR have been initialized, the TWI waits until it is addressed by its own slave address (or the general call address if enabled) followed by the data direction bit. If the direction bit is "0" (write), the TWI will operate in SR mode, otherwise ST mode is entered. After its own slave address and the write bit have been received, the TWINT Flag is set and a valid status code can be read from TWSR. The status code is used to determine the appropriate software action. The appropriate action to be taken for each status code is detailed in Table 68. The Slave Receiver mode may also be entered if arbitration is lost while the TWI is in the Master mode (see states 0x68 and 0x78).

If the TWEA bit is reset during a transfer, the TWI will return a "Not Acknowledge" ("1") to SDA after the next received data byte. This can be used to indicate that the Slave is not able to receive any more bytes. While TWEA is zero, the TWI does not acknowledge its own slave address. However, the Two-wire Serial Bus is still monitored and address recognition may resume at any time by setting TWEA. This implies that the TWEA bit may be used to temporarily isolate the TWI from the Two-wire Serial Bus.

In all sleep modes other than Idle mode, the clock system to the TWI is turned off. If the TWEA bit is set, the interface can still acknowledge its own slave address or the general call address by using the Two-wire Serial Bus clock as a clock source. The part will then wake up from sleep and the TWI will hold the SCL clock low during the wake up and until the TWINT Flag is cleared (by writing it to one). Further data reception will be carried out as normal, with the AVR clocks running as normal. Observe that if the AVR is set up with a long start-up time, the SCL line may be held low for a long time, blocking other data transmissions.


Note that the Two-wire Serial Interface Data Register – TWDR does not reflect the last byte present on the bus when waking up from these Sleep modes.

Table 68. S	Status Codes for Slave Rec	eiver Mode	
Status Code		Applica	tion Software Re
(TWSR)	Status of the Two-wire Serial Bus		-

Status Code		Application Software Response					
(TWSR) Prescaler Bits	Status of the Two-wire Serial Bus			Tol	TWCR		
are 0	and Two-wire Serial Interface Hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0x60	Own SLA+W has been received; ACK has been returned	No TWDR action or	х	0	1	0	Data byte will be received and NOT ACK will be returned
		No TWDR action	Х	0	1	1	Data byte will be received and ACK will be returned
0x68	Arbitration lost in SLA+R/W as Master; own SLA+W has been	No TWDR action or	X	0	1	0	Data byte will be received and NOT ACK will be returned
0.70	received; ACK has been returned	No TWDR action	X	0	1	1	Data byte will be received and ACK will be returned
0x70	General call address has been received; ACK has been returned	No TWDR action or No TWDR action	X X	0	1	0	Data byte will be received and NOT ACK will be returned Data byte will be received and ACK will be returned
0x78	Arbitration lost in SLA+R/W as	No TWDR action or	X	0	1	0	Data byte will be received and ACK will be returned
0.70	Master; General call address has been received; ACK has been returned	No TWDR action	x	0	1	1	returned Data byte will be received and ACK will be returned
0x80	Previously addressed with own SLA+W; data has been received;	Read data byte or	х	0	1	0	Data byte will be received and NOT ACK will be returned
	ACK has been returned	Read data byte	X	0	1	1	Data byte will be received and ACK will be returned
0x88	Previously addressed with own SLA+W; data has been received; NOT ACK has been returned	Read data byte or Read data byte or	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA Switched to the not addressed Slave mode;
		,		-			own SLA will be recognized; GCA will be recognized if TWGCE = "1"
		Read data byte or	1	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free
			1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free
0x90	Previously addressed with	Read data byte or	Х	0	1	0	Data byte will be received and NOT ACK will be
	general call; data has been re- ceived; ACK has been returned	Read data byte	x	0	1	1	returned Data byte will be received and ACK will be returned
0x98	Previously addressed with	Read data byte or	0	0	1	0	Switched to the not addressed Slave mode;
	general call; data has been received; NOT ACK has been returned	Read data byte or	0	0	1	1	no recognition of own SLA or GCA Switched to the not addressed Slave mode; own SLA will be recognized;
		Read data byte or	1	0	1	0	GCA will be recognized if TWGCE = "1" Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free
		Read data byte	1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free
0xA0	A STOP condition or repeated START condition has been	No action	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA
	received while still addressed as Slave		0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"
			1	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free
			1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free









#### Figure 83. Formats and States in the Slave Receiver Mode

#### **Slave Transmitter Mode**

In the Slave Transmitter mode, a number of data bytes are transmitted to a Master Receiver (see Figure 84). All the status codes mentioned in this section assume that the prescaler bits are zero or are masked to zero.





To initiate the Slave Transmitter mode, TWAR and TWCR must be initialized as follows:

TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE
value		Device's Own Slave Address						

The upper seven bits are the address to which the Two-wire Serial Interface will respond when addressed by a Master. If the LSB is set, the TWI will respond to the general call address (0x00), otherwise it will ignore the general call address.

TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE
value	0	1	0	0	0	1	0	Х

TWEN must be written to one to enable the TWI. The TWEA bit must be written to one to enable the acknowledgement of the device's own slave address or the general call address. TWSTA and TWSTO must be written to zero.

When TWAR and TWCR have been initialized, the TWI waits until it is addressed by its own slave address (or the general call address if enabled) followed by the data direction bit. If the direction bit is "1" (read), the TWI will operate in ST mode, otherwise SR mode is entered. After its own slave address and the write bit have been received, the TWINT Flag is set and a valid status code can be read from TWSR. The status code is used to determine the appropriate software action. The appropriate action to be taken for each status code is detailed in Table 69. The Slave Transmitter mode may also be entered if arbitration is lost while the TWI is in the Master mode (see state 0xB0).

If the TWEA bit is written to zero during a transfer, the TWI will transmit the last byte of the transfer. State 0xC0 or state 0xC8 will be entered, depending on whether the Master Receiver transmits a NACK or ACK after the final byte. The TWI is switched to the not addressed Slave mode, and will ignore the Master if it continues the transfer. Thus the Master Receiver receives all "1" as serial data. State 0xC8 is entered if the Master demands additional data bytes (by transmitting ACK), even though the Slave has transmitted the last byte (TWEA zero and expecting NACK from the Master).

While TWEA is zero, the TWI does not respond to its own slave address. However, the Two-wire Serial Bus is still monitored and address recognition may resume at any time by setting TWEA. This implies that the TWEA bit may be used to temporarily isolate the TWI from the Two-wire Serial Bus.






In all sleep modes other than Idle mode, the clock system to the TWI is turned off. If the TWEA bit is set, the interface can still acknowledge its own slave address or the general call address by using the Two-wire Serial Bus clock as a clock source. The part will then wake up from sleep and the TWI will hold the SCL clock will low during the wake up and until the TWINT Flag is cleared (by writing it to one). Further data transmission will be carried out as normal, with the AVR clocks running as normal. Observe that if the AVR is set up with a long start-up time, the SCL line may be held low for a long time, blocking other data transmissions.

Note that the Two-wire Serial Interface Data Register – TWDR does not reflect the last byte present on the bus when waking up from these sleep modes.

Status Code		Applica	tion Softw	vare Resp	onse		
(TWSR)	Status of the Two-wire Serial Bus			To	TWCR		
Prescaler Bits are 0	and Two-wire Serial Interface Hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0xA8	Own SLA+R has been received; ACK has been returned	Load data byte or	х	0	1	0	Last data byte will be transmitted and NOT ACK should be received
		Load data byte	х	0	1	1	Data byte will be transmitted and ACK should be re- ceived
0xB0	Arbitration lost in SLA+R/W as Master; own SLA+R has been	Load data byte or	х	0	1	0	Last data byte will be transmitted and NOT ACK should be received
received; ACK has been returned	Load data byte	х	0	1	1	Data byte will be transmitted and ACK should be re- ceived	
0xB8	Data byte in TWDR has been transmitted; ACK has been	Load data byte or	х	0	1	0	Last data byte will be transmitted and NOT ACK should be received
received	Load data byte	х	0	1	1	Data byte will be transmitted and ACK should be re- ceived	
0xC0 Data byte in TWDR has been transmitted; NOT ACK has been received	No TWDR action or	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA	
		No TWDR action or	0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"
		No TWDR action or	1	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free
		No TWDR action	1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free
0xC8	Last data byte in TWDR has been transmitted (TWEA = "0"); ACK	No TWDR action or	0	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA
	has been received	No TWDR action or	0	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"
		No TWDR action or	1	0	1	0	Switched to the not addressed Slave mode; no recognition of own SLA or GCA; a START condition will be transmitted when the bus becomes free
		No TWDR action	1	0	1	1	Switched to the not addressed Slave mode; own SLA will be recognized; GCA will be recognized if TWGCE = "1"; a START condition will be transmitted when the bus becomes free

Table 69. Status Codes for Slave Transmitter Mode

# ATmega8(L)



#### Figure 85. Formats and States in the Slave Transmitter Mode

#### **Miscellaneous States**

There are two status codes that do not correspond to a defined TWI state, see Table 70.

Status 0xF8 indicates that no relevant information is available because the TWINT Flag is not set. This occurs between other states, and when the TWI is not involved in a serial transfer.

Status 0x00 indicates that a bus error has occurred during a Two-wire Serial Bus transfer. A bus error occurs when a START or STOP condition occurs at an illegal position in the format frame. Examples of such illegal positions are during the serial transfer of an address byte, a data byte, or an acknowledge bit. When a bus error occurs, TWINT is set. To recover from a bus error, the TWSTO Flag must set and TWINT must be cleared by writing a logic one to it. This causes the TWI to enter the not addressed Slave mode and to clear the TWSTO Flag (no other bits in TWCR are affected). The SDA and SCL lines are released, and no STOP condition is transmitted.

Table 70. Miscellaneous States

Status Code	Status Code		tion Softw	/are Resp	onse		
(TWSR) Prescaler Bits	Status of the Two-wire Serial Bus and Two-wire Serial Inter-			To T	WCR		
are 0	face Hardware	To/from TWDR	STA	STO	TWINT	TWEA	Next Action Taken by TWI Hardware
0xF8	No relevant state information available; TWINT = "0"	No TWDR action	No TWCR action				Wait or proceed current transfer
0x00	Bus error due to an illegal START or STOP condition	No TWDR action	0	1	1	х	Only the internal hardware is affected, no STOP condi- tion is sent on the bus. In all cases, the bus is released and TWSTO is cleared.






#### Combining Several TWI Modes

In some cases, several TWI modes must be combined in order to complete the desired action. Consider for example reading data from a serial EEPROM. Typically, such a transfer involves the following steps:

- 1. The transfer must be initiated.
- 2. The EEPROM must be instructed what location should be read.
- 3. The reading must be performed.
- 4. The transfer must be finished.

Note that data is transmitted both from Master to Slave and vice versa. The Master must instruct the Slave what location it wants to read, requiring the use of the MT mode. Subsequently, data must be read from the Slave, implying the use of the MR mode. Thus, the transfer direction must be changed. The Master must keep control of the bus during all these steps, and the steps should be carried out as an atomical operation. If this principle is violated in a multimaster system, another Master can alter the data pointer in the EEPROM between steps 2 and 3, and the Master will read the wrong data location. Such a change in transfer direction is accomplished by transmitting a REPEATED START between the transmission of the address byte and reception of the data. After a REPEATED START, the Master keeps ownership of the bus. The following figure shows the flow in this transfer.


#### Figure 86. Combining Several TWI Modes to Access a Serial EEPROM



# Multi-master Systems and Arbitration

If multiple masters are connected to the same bus, transmissions may be initiated simultaneously by one or more of them. The TWI standard ensures that such situations are handled in such a way that one of the masters will be allowed to proceed with the transfer, and that no data will be lost in the process. An example of an arbitration situation is depicted below, where two masters are trying to transmit data to a Slave Receiver.





Several different scenarios may arise during arbitration, as described below:

- Two or more masters are performing identical communication with the same Slave. In this case, neither the Slave nor any of the masters will know about the bus contention.
- Two or more masters are accessing the same Slave with different data or direction bit. In this case, arbitration will occur, either in the READ/WRITE bit or in the data bits. The masters trying to output a one on SDA while another Master outputs a zero will lose the arbitration. Losing masters will switch to not addressed Slave mode or wait until the bus is free and transmit a new START condition, depending on application software action.
- Two or more masters are accessing different slaves. In this case, arbitration will occur in the SLA bits. Masters trying to output a one on SDA while another Master outputs a zero will lose the arbitration. Masters losing arbitration in SLA will switch to Slave mode to check if they are being addressed by the winning Master. If addressed, they will switch to SR or ST mode, depending on the value of the READ/WRITE bit. If they are not being addressed, they will switch to not addressed Slave mode or wait until the bus is free and transmit a new START condition, depending on application software action.

This is summarized in Figure 88. Possible status values are given in circles.




Figure 88. Possible Status Codes Caused by Arbitration






## **Analog Comparator**


The Analog Comparator compares the input values on the positive pin AIN0 and negative pin AIN1. When the voltage on the positive pin AIN0 is higher than the voltage on the negative pin AIN1, the Analog Comparator Output, ACO, is set. The comparator's output can be set to trigger the Timer/Counter1 Input Capture function. In addition, the comparator can trigger a separate interrupt, exclusive to the Analog Comparator. The user can select Interrupt triggering on comparator output rise, fall or toggle. A block diagram of the comparator and its surrounding logic is shown in Figure 89.





- Notes: 1. See Table 72 on page 192.
  - 2. Refer to "Pin Configurations" on page 2 and Table 28 on page 61 for Analog Comparator pin placement.

#### Special Function IO Register – SFIOR



#### • Bit 3 – ACME: Analog Comparator Multiplexer Enable

When this bit is written logic one and the ADC is switched off (ADEN in ADCSRA is zero), the ADC multiplexer selects the negative input to the Analog Comparator. When this bit is written logic zero, AIN1 is applied to the negative input of the Analog Comparator. For a detailed description of this bit, see "Analog Comparator Multiplexed Input" on page 192.

## ATmega8(L)

#### Analog Comparator Control and Status Register – ACSR

Bit	7	6	5	4	3	2	1	0	_
	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	ACSR
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	N/A	0	0	0	0	0	

#### • Bit 7 – ACD: Analog Comparator Disable

When this bit is written logic one, the power to the Analog Comparator is switched off. This bit can be set at any time to turn off the Analog Comparator. This will reduce power consumption in Active and Idle mode. When changing the ACD bit, the Analog Comparator Interrupt must be disabled by clearing the ACIE bit in ACSR. Otherwise an interrupt can occur when the bit is changed.

#### • Bit 6 – ACBG: Analog Comparator Bandgap Select

When this bit is set, a fixed bandgap reference voltage replaces the positive input to the Analog Comparator. When this bit is cleared, AIN0 is applied to the positive input of the Analog Comparator. See "Internal Voltage Reference" on page 40.

#### • Bit 5 – ACO: Analog Comparator Output

The output of the Analog Comparator is synchronized and then directly connected to ACO. The synchronization introduces a delay of 1 - 2 clock cycles.

#### • Bit 4 – ACI: Analog Comparator Interrupt Flag

This bit is set by hardware when a comparator output event triggers the interrupt mode defined by ACIS1 and ACIS0. The Analog Comparator Interrupt routine is executed if the ACIE bit is set and the I-bit in SREG is set. ACI is cleared by hardware when executing the corresponding interrupt Handling Vector. Alternatively, ACI is cleared by writing a logic one to the flag.

#### • Bit 3 – ACIE: Analog Comparator Interrupt Enable

When the ACIE bit is written logic one and the I-bit in the Status Register is set, the Analog Comparator interrupt is activated. When written logic zero, the interrupt is disabled.

#### • Bit 2 – ACIC: Analog Comparator Input Capture Enable

When written logic one, this bit enables the Input Capture function in Timer/Counter1 to be triggered by the Analog Comparator. The comparator output is in this case directly connected to the Input Capture front-end logic, making the comparator utilize the noise canceler and edge select features of the Timer/Counter1 Input Capture interrupt. When written logic zero, no connection between the Analog Comparator and the Input Capture function exists. To make the comparator trigger the Timer/Counter1 Input Capture interrupt, the TICIE1 bit in the Timer Interrupt Mask Register (TIMSK) must be set.

#### • Bits 1,0 – ACIS1, ACIS0: Analog Comparator Interrupt Mode Select

These bits determine which comparator events that trigger the Analog Comparator interrupt. The different settings are shown in Table 71.

ACIS1	ACIS0	Interrupt Mode			
0	0	Comparator Interrupt on Output Toggle			
0	1	Reserved			
1	0	Comparator Interrupt on Falling Output Edge			
1	1	Comparator Interrupt on Rising Output Edge			

 Table 71.
 ACIS1/ACIS0 Settings





When changing the ACIS1/ACIS0 bits, the Analog Comparator Interrupt must be disabled by clearing its Interrupt Enable bit in the ACSR Register. Otherwise an interrupt can occur when the bits are changed.

## Analog Comparator Multiplexed Input

It is possible to select any of the ADC7..0<sup>(1)</sup> pins to replace the negative input to the Analog Comparator. The ADC multiplexer is used to select this input, and consequently the ADC must be switched off to utilize this feature. If the Analog Comparator Multiplexer Enable bit (ACME in SFIOR) is set and the ADC is switched off (ADEN in ADCSRA is zero), MUX2..0 in ADMUX select the input pin to replace the negative input to the Analog Comparator, as shown in Table 72. If ACME is cleared or ADEN is set, AIN1 is applied to the negative input to the Analog Comparator.

ACME	ADEN	MUX20	Analog Comparator Negative Input
0	х	ххх	AIN1
1	1	ххх	AIN1
1	0	000	ADC0
1	0	001	ADC1
1	0	010	ADC2
1	0	011	ADC3
1	0	100	ADC4
1	0	101	ADC5
1	0	110	ADC6
1	0	111	ADC7

Table 72. Analog Comparator Multiplexed Input<sup>(1)</sup>

Note: 1. ADC7..6 are only available in TQFP and MLF Package.

## Analog-to-Digital Converter

#### Features

- 10-bit Resolution (8-bit Accuracy on ADC4 and ADC5)
- 0.5 LSB Integral Non-linearity
- ± 2 LSB Absolute Accuracy
- 65 260 µs Conversion Time
- Up to 15 kSPS at Maximum Resolution
- 6 Multiplexed Single Ended Input Channels
- 2 Additional Multiplexed Single Ended Input Channels (TQFP and MLF Package only)
- Optional Left Adjustment for ADC Result Readout
- 0 V<sub>CC</sub> ADC Input Voltage Range
- Selectable 2.56V ADC Reference Voltage
- Free Running or Single Conversion Mode
- Interrupt on ADC Conversion Complete
- Sleep Mode Noise Canceler

The ATmega8 features a 10-bit successive approximation ADC. The ADC is connected to an 8-channel Analog Multiplexer which allows eight single-ended voltage inputs constructed from the pins of Port C. The single-ended voltage inputs refer to 0V (GND).

Note that ADC channels ADC4 and ADC5 are limited to 8-bit accuracy. Channels ADC[3:0] and ADC[7:6] offer full 10-bit accuracy.

The ADC contains a Sample and Hold circuit which ensures that the input voltage to the ADC is held at a constant level during conversion. A block diagram of the ADC is shown in Figure 90.

The ADC has a separate analog supply voltage pin, AVCC. AVCC must not differ more than  $\pm 0.3V$  from V<sub>CC</sub>. See the paragraph "ADC Noise Canceler" on page 198 on how to connect this pin.

Internal reference voltages of nominally 2.56V or  $AV_{CC}$  are provided On-chip. The voltage reference may be externally decoupled at the AREF pin by a capacitor for better noise performance.








Figure 90. Analog to Digital Converter Block Schematic Operation

The ADC converts an analog input voltage to a 10-bit digital value through successive approximation. The minimum value represents GND and the maximum value represents the voltage on the AREF pin minus 1 LSB. Optionally, AVCC or an internal 2.56V reference voltage may be connected to the AREF pin by writing to the REFSn bits in the ADMUX Register. The internal voltage reference may thus be decoupled by an external capacitor at the AREF pin to improve noise immunity.

The analog input channel is selected by writing to the MUX bits in ADMUX. Any of the ADC input pins, as well as GND and a fixed bandgap voltage reference, can be selected as single ended inputs to the ADC. The ADC is enabled by setting the ADC Enable bit, ADEN in ADCSRA. Voltage reference and input channel selections will not go into effect until ADEN is set. The ADC does not consume power when ADEN is cleared, so it is recommended to switch off the ADC before entering power saving sleep modes.

The ADC generates a 10-bit result which is presented in the ADC Data Registers, ADCH and ADCL. By default, the result is presented right adjusted, but can optionally be presented left adjusted by setting the ADLAR bit in ADMUX.

If the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH. Otherwise, ADCL must be read first, then ADCH, to ensure that the content of the Data Registers belongs to the same conversion. Once ADCL is read, ADC access to Data Registers is blocked. This means that if ADCL has been read, and a conversion completes before ADCH is read, neither register is updated and the result from the conversion is lost. When ADCH is read, ADC access to the ADCH and ADCL Registers is re-enabled.


The ADC has its own interrupt which can be triggered when a conversion completes. When ADC access to the Data Registers is prohibited between reading of ADCH and ADCL, the interrupt will trigger even if the result is lost.

**Starting a Conversion** A single conversion is started by writing a logical one to the ADC Start Conversion bit, ADSC. This bit stays high as long as the conversion is in progress and will be cleared by hardware when the conversion is completed. If a different data channel is selected while a conversion is in progress, the ADC will finish the current conversion before performing the channel change.

In Free Running mode, the ADC is constantly sampling and updating the ADC Data Register. Free Running mode is selected by writing the ADFR bit in ADCSRA to one. The first conversion must be started by writing a logical one to the ADSC bit in ADC-SRA. In this mode the ADC will perform successive conversions independently of whether the ADC Interrupt Flag, ADIF is cleared or not.

## Prescaling and Conversion Timing

Figure 91. ADC Prescaler



By default, the successive approximation circuitry requires an input clock frequency between 50 kHz and 200 kHz to get maximum resolution. If a lower resolution than 10 bits is needed, the input clock frequency to the ADC can be higher than 200 kHz to get a higher sample rate.

The ADC module contains a prescaler, which generates an acceptable ADC clock frequency from any CPU frequency above 100 kHz. The prescaling is set by the ADPS bits in ADCSRA. The prescaler starts counting from the moment the ADC is switched on by setting the ADEN bit in ADCSRA. The prescaler keeps running for as long as the ADEN bit is set, and is continuously reset when ADEN is low.

When initiating a single ended conversion by setting the ADSC bit in ADCSRA, the conversion starts at the following rising edge of the ADC clock cycle. A normal conversion






takes 13 ADC clock cycles. The first conversion after the ADC is switched on (ADEN in ADCSRA is set) takes 25 ADC clock cycles in order to initialize the analog circuitry.

The actual sample-and-hold takes place 1.5 ADC clock cycles after the start of a normal conversion and 13.5 ADC clock cycles after the start of an first conversion. When a conversion is complete, the result is written to the ADC Data Registers, and ADIF is set. In single conversion mode, ADSC is cleared simultaneously. The software may then set ADSC again, and a new conversion will be initiated on the first rising ADC clock edge.

In Free Running mode, a new conversion will be started immediately after the conversion completes, while ADSC remains high. For a summary of conversion times, see Table 73.




Update

Figure 92. ADC Timing Diagram, First Conversion (Single Conversion Mode)

# ATmega8(L)





#### Table 73. ADC Conversion Time

Condition	Sample & Hold (Cycles from Start of Conversion)	Conversion Time (Cycles)
Extended conversion	13.5	25
Normal conversions, single ended	1.5	13

## Changing Channel or Reference Selection

The MUXn and REFS1:0 bits in the ADMUX Register are single buffered through a temporary register to which the CPU has random access. This ensures that the channels and reference selection only takes place at a safe point during the conversion. The channel and reference selection is continuously updated until a conversion is started. Once the conversion starts, the channel and reference selection is locked to ensure a sufficient sampling time for the ADC. Continuous updating resumes in the last ADC clock cycle before the conversion completes (ADIF in ADCSRA is set). Note that the conversion starts on the following rising ADC clock edge after ADSC is written. The user is thus advised not to write new channel or reference selection values to ADMUX until one ADC clock cycle after ADSC is written.

If both ADFR and ADEN is written to one, an interrupt event can occur at any time. If the ADMUX Register is changed in this period, the user cannot tell if the next conversion is based on the old or the new settings. ADMUX can be safely updated in the following ways:

- 1. When ADFR or ADEN is cleared.
- 2. During conversion, minimum one ADC clock cycle after the trigger event.
- 3. After a conversion, before the Interrupt Flag used as trigger source is cleared.

When updating ADMUX in one of these conditions, the new settings will affect the next ADC conversion.



ADC Input Channels	When changing channel selections, the user should observe the following guidelines to ensure that the correct channel is selected:
	In Single Conversion mode, always select the channel before starting the conversion. The channel selection may be changed one ADC clock cycle after writing one to ADSC. However, the simplest method is to wait for the conversion to complete before changing the channel selection.
	In Free Running mode, always select the channel before starting the first conversion. The channel selection may be changed one ADC clock cycle after writing one to ADSC. However, the simplest method is to wait for the first conversion to complete, and then change the channel selection. Since the next conversion has already started automati- cally, the next result will reflect the previous channel selection. Subsequent conversions will reflect the new channel selection.
ADC Voltage Reference	The reference voltage for the ADC ( $V_{REF}$ ) indicates the conversion range for the ADC. Single ended channels that exceed $V_{REF}$ will result in codes close to 0x3FF. $V_{REF}$ can be selected as either AVCC, internal 2.56V reference, or external AREF pin.
	AVCC is connected to the ADC through a passive switch. The internal 2.56V reference is generated from the internal bandgap reference ( $V_{BG}$ ) through an internal amplifier. In either case, the external AREF pin is directly connected to the ADC, and the reference voltage can be made more immune to noise by connecting a capacitor between the AREF pin and ground. $V_{REF}$ can also be measured at the AREF pin with a high impedant voltmeter. Note that $V_{REF}$ is a high impedant source, and only a capacitive load should be connected in a system.
	If the user has a fixed voltage source connected to the AREF pin, the user may not use the other reference voltage options in the application, as they will be shorted to the external voltage. If no external voltage is applied to the AREF pin, the user may switch between $AV_{CC}$ and 2.56V as reference selection. The first ADC conversion result after switching reference voltage source may be inaccurate, and the user is advised to discard this result.
ADC Noise Canceler	The ADC features a noise canceler that enables conversion during sleep mode to reduce noise induced from the CPU core and other I/O peripherals. The noise canceler can be used with ADC Noise Reduction and Idle mode. To make use of this feature, the following procedure should be used:
	<ol> <li>Make sure that the ADC is enabled and is not busy converting. Single Con- version mode must be selected and the ADC conversion complete interrupt must be enabled.</li> </ol>
	<ol><li>Enter ADC Noise Reduction mode (or Idle mode). The ADC will start a con- version once the CPU has been halted.</li></ol>
	3. If no other interrupts occur before the ADC conversion completes, the ADC interrupt will wake up the CPU and execute the ADC Conversion Complete interrupt routine. If another interrupt wakes up the CPU before the ADC conversion is complete, that interrupt will be executed, and an ADC Conversion Complete interrupt request will be generated when the ADC conversion completes. The CPU will remain in Active mode until a new sleep command is executed.
	Note that the ADC will not be automatically turned off when entering other sleep modes than Idle mode and ADC Noise Reduction mode. The user is advised to write zero to ADEN before entering such sleep modes to avoid excessive power consumption.

# ATmega8(L)


#### **Analog Input Circuitry**

The analog input circuitry for single ended channels is illustrated in Figure 95. An analog source applied to ADCn is subjected to the pin capacitance and input leakage of that pin, regardless of whether that channel is selected as input for the ADC. When the channel is selected, the source must drive the S/H capacitor through the series resistance (combined resistance in the input path).

The ADC is optimized for analog signals with an output impedance of approximately 10 k $\Omega$  or less. If such a source is used, the sampling time will be negligible. If a source with higher impedance is used, the sampling time will depend on how long time the source needs to charge the S/H capacitor, with can vary widely. The user is recommended to only use low impedant sources with slowly varying signals, since this minimizes the required charge transfer to the S/H capacitor.

Signal components higher than the Nyquist frequency ( $f_{ADC}/2$ ) should not be present for either kind of channels, to avoid distortion from unpredictable signal convolution. The user is advised to remove high frequency components with a low-pass filter before applying the signals as inputs to the ADC.





#### Analog Noise Canceling Techniques


Digital circuitry inside and outside the device generates EMI which might affect the accuracy of analog measurements. If conversion accuracy is critical, the noise level can be reduced by applying the following techniques:

- 1. Keep analog signal paths as short as possible. Make sure analog tracks run over the analog ground plane, and keep them well away from high-speed switching digital tracks.
- 2. The AVCC pin on the device should be connected to the digital  $V_{CC}$  supply voltage via an LC network as shown in Figure 96.
- 3. Use the ADC noise canceler function to reduce induced noise from the CPU.
- 4. If any ADC [3..0] port pins are used as digital outputs, it is essential that these do not switch while a conversion is in progress. However, using the Two-wire Interface (ADC4 and ADC5) will only affect the conversion on ADC4 and ADC5 and not the other ADC channels.





Figure 96. ADC Power Connections




#### **ADC Accuracy Definitions**

An n-bit single-ended ADC converts a voltage linearly between GND and  $V_{REF}$  in  $2^n$  steps (LSBs). The lowest code is read as 0, and the highest code is read as  $2^n$ -1.

Several parameters describe the deviation from the ideal behavior:


• Offset: The deviation of the first transition (0x000 to 0x001) compared to the ideal transition (at 0.5 LSB). Ideal value: 0 LSB.

#### Figure 97. Offset Error




 Gain error: After adjusting for offset, the gain error is found as the deviation of the last transition (0x3FE to 0x3FF) compared to the ideal transition (at 1.5 LSB below maximum). Ideal value: 0 LSB





 Integral Non-linearity (INL): After adjusting for offset and gain error, the INL is the maximum deviation of an actual transition compared to an ideal transition for any code. Ideal value: 0 LSB.






• Differential Non-linearity (DNL): The maximum deviation of the actual code width (the interval between two adjacent transitions) from the ideal code width (1 LSB). Ideal value: 0 LSB.





Figure 100. Differential Non-linearity (DNL)



- Quantization Error: Due to the quantization of the input voltage into a finite number of codes, a range of input voltages (1 LSB wide) will code to the same value. Always ±0.5 LSB.
- Absolute accuracy: The maximum deviation of an actual (unadjusted) transition compared to an ideal transition for any code. This is the compound effect of offset, gain error, differential error, non-linearity, and quantization error. Ideal value: ±0.5 LSB.
- **ADC Conversion Result** After the conversion is complete (ADIF is high), the conversion result can be found in the ADC Result Registers (ADCL, ADCH).

For single ended conversion, the result is

$$ADC = \frac{V_{IN} \cdot 1024}{V_{REF}}$$

where  $V_{IN}$  is the voltage on the selected input pin and  $V_{REF}$  the selected voltage reference (see Table 74 on page 203 and Table 75 on page 203). 0x000 represents analog ground, and 0x3FF represents the selected reference voltage minus one LSB.

#### ADC Multiplexer Selection Register – ADMUX

Bit	7	6	5	4	3	2	1	0	_
	REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0	ADMUX
Read/Write	R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7:6 - REFS1:0: Reference Selection Bits

These bits select the voltage reference for the ADC, as shown in Table 74. If these bits are changed during a conversion, the change will not go in effect until this conversion is complete (ADIF in ADCSRA is set). The internal voltage reference options may not be used if an external reference voltage is being applied to the AREF pin.

REFS1	REFS0	Voltage Reference Selection
0	0	AREF, Internal V <sub>ref</sub> turned off
0	1	AVCC with external capacitor at AREF pin
1	0	Reserved
1	1	Internal 2.56V Voltage Reference with external capacitor at AREF pin

Table 74. Voltage Reference Selections for ADC

#### • Bit 5 – ADLAR: ADC Left Adjust Result

The ADLAR bit affects the presentation of the ADC conversion result in the ADC Data Register. Write one to ADLAR to left adjust the result. Otherwise, the result is right adjusted. Changing the ADLAR bit will affect the ADC Data Register immediately, regardless of any ongoing conversions. For a complete description of this bit, see "The ADC Data Register – ADCL and ADCH" on page 205.

#### • Bits 3:0 – MUX3:0: Analog Channel Selection Bits

The value of these bits selects which analog inputs are connected to the ADC. See Table 75 for details. If these bits are changed during a conversion, the change will not go in effect until this conversion is complete (ADIF in ADCSRA is set).

MUX30	Single Ended Input
0000	ADC0
0001	ADC1
0010	ADC2
0011	ADC3
0100	ADC4
0101	ADC5
0110	ADC6
0111	ADC7
1000	
1001	
1010	
1011	
1100	
1101	
1110	1.23V (V <sub>BG</sub> )
1111	0V (GND)

Table 75. Input Channel Selections





#### ADC Control and Status Register A – ADCSRA

Bit	7	6	5	4	3	2	1	0	_
	ADEN	ADSC	ADFR	ADIF	ADIE	ADPS2	ADPS1	ADPS0	ADCSRA
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – ADEN: ADC Enable

Writing this bit to one enables the ADC. By writing it to zero, the ADC is turned off. Turning the ADC off while a conversion is in progress, will terminate this conversion.

#### • Bit 6 – ADSC: ADC Start Conversion

In Single Conversion mode, write this bit to one to start each conversion. In Free Running mode, write this bit to one to start the first conversion. The first conversion after ADSC has been written after the ADC has been enabled, or if ADSC is written at the same time as the ADC is enabled, will take 25 ADC clock cycles instead of the normal 13. This first conversion performs initialization of the ADC.

ADSC will read as one as long as a conversion is in progress. When the conversion is complete, it returns to zero. Writing zero to this bit has no effect.

#### • Bit 5 – ADFR: ADC Free Running Select

When this bit is set (one) the ADC operates in Free Running mode. In this mode, the ADC samples and updates the Data Registers continuously. Clearing this bit (zero) will terminate Free Running mode.

#### • Bit 4 – ADIF: ADC Interrupt Flag

This bit is set when an ADC conversion completes and the Data Registers are updated. The ADC Conversion Complete Interrupt is executed if the ADIE bit and the I-bit in SREG are set. ADIF is cleared by hardware when executing the corresponding interrupt Handling Vector. Alternatively, ADIF is cleared by writing a logical one to the flag. Beware that if doing a Read-Modify-Write on ADCSRA, a pending interrupt can be disabled. This also applies if the SBI and CBI instructions are used.

#### • Bit 3 – ADIE: ADC Interrupt Enable

When this bit is written to one and the I-bit in SREG is set, the ADC Conversion Complete Interrupt is activated.

#### Bits 2:0 – ADPS2:0: ADC Prescaler Select Bits

These bits determine the division factor between the XTAL frequency and the input clock to the ADC.

Table 76. ADC Prescaler Selections

ADPS2	ADPS1	ADPS0	Division Factor
0	0	0	2
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

#### The ADC Data Register – ADCL and ADCH

ADLAR = 0

Bit	15	14	13	12	11	10	9	8	
	-	-	-	-	-	-	ADC9	ADC8	ADCH
	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0	ADCL
-	7	6	5	4	3	2	1	0	I
Read/Write	R	R	R	R	R	R	R	R	
	R	R	R	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

ADLAR = 1	
-----------	--

Bit	15	14	13	12	11	10	9	8	
	ADC9	ADC8	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	
	ADC1	ADC0	-	-	-	-	-	-	
	7	6	5	4	3	2	1	0	•
Read/Write	R	R	R	R	R	R	R	C3 ADC2	
	R	R	R	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

When an ADC conversion is complete, the result is found in these two registers.

When ADCL is read, the ADC Data Register is not updated until ADCH is read. Consequently, if the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read ADCH. Otherwise, ADCL must be read first, then ADCH.

The ADLAR bit in ADMUX, and the MUXn bits in ADMUX affect the way the result is read from the registers. If ADLAR is set, the result is left adjusted. If ADLAR is cleared (default), the result is right adjusted.

#### • ADC9:0: ADC Conversion result

These bits represent the result from the conversion, as detailed in "ADC Conversion Result" on page 202.





## Boot Loader Support – Read-While-Write Self-Programming

The Boot Loader Support provides a real Read-While-Write Self-Programming mechanism for downloading and uploading program code by the MCU itself. This feature allows flexible application software updates controlled by the MCU using a Flash-resident Boot Loader program. The Boot Loader program can use any available data interface and associated protocol to read code and write (program) that code into the Flash memory, or read the code from the Program memory. The program code within the Boot Loader section has the capability to write into the entire Flash, including the Boot Loader Memory. The Boot Loader can thus even modify itself, and it can also erase itself from the code if the feature is not needed anymore. The size of the Boot Loader Memory is configurable with fuses and the Boot Loader has two separate sets of Boot Lock Bits which can be set independently. This gives the user a unique flexibility to select different levels of protection.

- Boot Loader Features
   Read-While-Write Self-Programming
   Flexible Boot Memory Size
  - High Security (Separate Boot Lock Bits for a Flexible Protection)
  - Separate Fuse to Select Reset Vector
  - Optimized Page<sup>(1)</sup> Size
  - Code Efficient Algorithm
  - Efficient Read-Modify-Write Support
  - Note: 1. A page is a section in the Flash consisting of several bytes (see Table 93 on page 224) used during programming. The page organization does not affect normal operation.

Application and Boot Loader Flash Sections Boot loader section (see Figure 102). The size of the different sections is configured by the BOOTSZ Fuses as shown in Table 82 on page 217 and Figure 102. These two sections can have different level of protection since they have different sets of Lock Bits.

- Application Section The application section is the section of the Flash that is used for storing the application code. The protection level for the application section can be selected by the application boot Lock Bits (Boot Lock Bits 0), see Table 78 on page 209. The application section can never store any Boot Loader code since the SPM instruction is disabled when executed from the application section.
- **BLS Boot Loader Section** While the application section is used for storing the application code, the The Boot Loader software must be located in the BLS since the SPM instruction can initiate a programming when executing from the BLS only. The SPM instruction can access the entire Flash, including the BLS itself. The protection level for the Boot Loader section can be selected by the Boot Loader Lock Bits (Boot Lock Bits 1), see Table 79 on page 209.

#### Read-While-Write and No Read-While-Write Flash Sections Whether the CPU supports Read-While-Write or if the CPU is halted during a Boot Loader software update is dependent on which address that is being programmed. In addition to the two sections that are configurable by the BOOTSZ Fuses as described above, the Flash is also divided into two fixed sections, the Read-While-Write (RWW) section and the No Read-While-Write (NRWW) section. The limit between the RWWand NRWW sections is given in Table 83 on page 218 and Figure 102 on page 208. The main difference between the two sections is:

- When erasing or writing a page located inside the RWW section, the NRWW section can be read during the operation.
- When erasing or writing a page located inside the NRWW section, the CPU is halted during the entire operation.

Note that the user software can never read any code that is located inside the RWW section during a Boot Loader software operation. The syntax "Read-While-Write section" refers to which section that is being programmed (erased or written), not which section that actually is being read during a Boot Loader software update.

**RWW – Read-While-Write** Section If a Boot Loader software update is programming a page inside the RWW section, it is possible to read code from the Flash, but only code that is located in the NRWW section. During an on-going programming, the software must ensure that the RWW section never is being read. If the user software is trying to read code that is located inside the RWW section (i.e. by a call/rjmp/lpm or an interrupt) during programming, the software might end up in an unknown state. To avoid this, the interrupts should either be disabled or moved to the Boot Loader Section. The Boot Loader Section is always located in the NRWW section. The RWW section Busy bit (RWWSB) in the Store Program memory Control Register (SPMCR) will be read as logical one as long as the RWW section is blocked for reading. After a programming is completed, the RWWSB must be cleared by software before reading code located in the RWW section. See "Store Program Memory Control Register – SPMCR" on page 210. for details on how to clear RWWSB.

NRWW – No Read-While-WriteThe code located in the NRWW section can be read when the Boot Loader software is<br/>updating a page in the RWW section. When the Boot Loader code updates the NRWW<br/>section, the CPU is halted during the entire page erase or page write operation.

 Table 77.
 Read-While-Write Features

Which Section does the Z- pointer Address during the Programming?	Which Section Can be Read during Programming?	Is the CPU Halted?	Read-While- Write Supported?
RWW section	NRWW section	No	Yes
NRWW section	None	Yes	No

Figure 101. Read-While-Write vs. No Read-While-Write









Figure 102. Memory Sections<sup>(1)</sup>



Note: 1. The parameters in the figure are given in Table 82 on page 217.

**Boot Loader Lock Bits** If no Boot Loader capability is needed, the entire Flash is available for application code. The Boot Loader has two separate sets of Boot Lock Bits which can be set independently. This gives the user a unique flexibility to select different levels of protection.

The user can select:

- To protect the entire Flash from a software update by the MCU.
- To protect only the Boot Loader Flash section from a software update by the MCU.
- To protect only the Application Flash section from a software update by the MCU.
- Allow software update in the entire Flash.

See Table 78 and Table 79 for further details. The Boot Lock Bits can be set in software and in Serial or Parallel Programming mode, but they can be cleared by a chip erase command only. The general Write Lock (Lock bit mode 2) does not control the programming of the Flash memory by SPM instruction. Similarly, the general Read/Write Lock (Lock bit mode 3) does not control reading nor writing by LPM/SPM, if it is attempted.

BLB0 Mode	BLB02	BLB01	Protection
1	1	1	No restrictions for SPM or LPM accessing the Application section.
2	1	0	SPM is not allowed to write to the Application section.
3	0	0	SPM is not allowed to write to the Application section, and LPM executing from the Boot Loader section is not allowed to read from the Application section. If Interrupt Vectors are placed in the Boot Loader section, interrupts are disabled while executing from the Application section.
4	0	1	LPM executing from the Boot Loader section is not allowed to read from the Application section. If Interrupt Vectors are placed in the Boot Loader section, interrupts are disabled while executing from the Application section.

**Table 78.** Boot Lock Bit0 Protection Modes (Application Section)<sup>(1)</sup>

Note: 1. "1" means unprogrammed, "0" means programmed

Table 79.	Boot Lock Bit1	Protection Modes	(Boot Loader Section)	) <sup>(1)</sup>

BLB1 Mode	BLB12	BLB11	Protection
1	1	1	No restrictions for SPM or LPM accessing the Boot Loader section.
2	1	0	SPM is not allowed to write to the Boot Loader section.
3	0	0	SPM is not allowed to write to the Boot Loader section, and LPM executing from the Application section is not allowed to read from the Boot Loader section. If Interrupt Vectors are placed in the Application section, interrupts are disabled while executing from the Boot Loader section.
4	0	1	LPM executing from the Application section is not allowed to read from the Boot Loader section. If Interrupt Vectors are placed in the Application section, interrupts are disabled while executing from the Boot Loader section.

Note: 1. "1" means unprogrammed, "0" means programmed

# Entering the Boot Loader Program

Entering the Boot Loader takes place by a jump or call from the application program. This may be initiated by a trigger such as a command received via USART, or SPI interface. Alternatively, the Boot Reset Fuse can be programmed so that the Reset Vector is pointing to the Boot Flash start address after a reset. In this case, the Boot Loader is started after a reset. After the application code is loaded, the program can start executing the application code. Note that the fuses cannot be changed by the MCU itself. This means that once the Boot Reset Fuse is programmed, the Reset Vector will always point to the Boot Loader Reset and the fuse can only be changed through the serial or parallel programming interface.





#### **Table 80.** Boot Reset Fuse

BOOTRST	Reset Address
1	Reset Vector = Application Reset (address 0x0000)
0	Reset Vector = Boot Loader Reset (see Table 82 on page 217)

Note: 1. "1" means unprogrammed, "0" means programmed

#### Store Program Memory Control Register – SPMCR

The Store Program memory Control Register contains the control bits needed to control the Boot Loader operations.

Bit	7	6	5	4	3	2	1	0	_
	SPMIE	RWWSB	_	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	SPMCR
Read/Write	R/W	R	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

#### • Bit 7 – SPMIE: SPM Interrupt Enable

When the SPMIE bit is written to one, and the I-bit in the Status Register is set (one), the SPM ready interrupt will be enabled. The SPM ready Interrupt will be executed as long as the SPMEN bit in the SPMCR Register is cleared.

#### • Bit 6 – RWWSB: Read-While-Write Section Busy

When a Self-Programming (page erase or page write) operation to the RWW section is initiated, the RWWSB will be set (one) by hardware. When the RWWSB bit is set, the RWW section cannot be accessed. The RWWSB bit will be cleared if the RWWSRE bit is written to one after a Self-Programming operation is completed. Alternatively the RWWSB bit will automatically be cleared if a page load operation is initiated.

#### • Bit 5 - Res: Reserved Bit

This bit is a reserved bit in the ATmega8 and always read as zero.

#### • Bit 4 – RWWSRE: Read-While-Write Section Read Enable

When programming (page erase or page write) to the RWW section, the RWW section is blocked for reading (the RWWSB will be set by hardware). To re-enable the RWW section, the user software must wait until the programming is completed (SPMEN will be cleared). Then, if the RWWSRE bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles re-enables the RWW section. The RWW section cannot be re-enabled while the Flash is busy with a page erase or a page write (SPMEN is set). If the RWWSRE bit is written while the Flash is being loaded, the Flash load operation will abort and the data loaded will be lost.

#### • Bit 3 – BLBSET: Boot Lock Bit Set

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles sets Boot Lock Bits, according to the data in R0. The data in R1 and the address in the Z-pointer are ignored. The BLBSET bit will automatically be cleared upon completion of the lock bit set, or if no SPM instruction is executed within four clock cycles.

An LPM instruction within three cycles after BLBSET and SPMEN are set in the SPMCR Register, will read either the Lock Bits or the Fuse Bits (depending on Z0 in the Z-pointer) into the destination register. See "Reading the Fuse and Lock Bits from Software" on page 214 for details.

#### • Bit 2 – PGWRT: Page Write

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles executes page write, with the data stored in the temporary buffer. The

page address is taken from the high part of the Z-pointer. The data in R1 and R0 are ignored. The PGWRT bit will auto-clear upon completion of a page write, or if no SPM instruction is executed within four clock cycles. The CPU is halted during the entire page write operation if the NRWW section is addressed.

#### • Bit 1 – PGERS: Page Erase

If this bit is written to one at the same time as SPMEN, the next SPM instruction within four clock cycles executes page erase. The page address is taken from the high part of the Z-pointer. The data in R1 and R0 are ignored. The PGERS bit will auto-clear upon completion of a page erase, or if no SPM instruction is executed within four clock cycles. The CPU is halted during the entire page write operation if the NRWW section is addressed.

#### • Bit 0 – SPMEN: Store Program Memory Enable

This bit enables the SPM instruction for the next four clock cycles. If written to one together with either RWWSRE, BLBSET, PGWRT' or PGERS, the following SPM instruction will have a special meaning, see description above. If only SPMEN is written, the following SPM instruction will store the value in R1:R0 in the temporary page buffer addressed by the Z-pointer. The LSB of the Z-pointer is ignored. The SPMEN bit will auto-clear upon completion of an SPM instruction, or if no SPM instruction is executed within four clock cycles. During page erase and page write, the SPMEN bit remains high until the operation is completed.

Writing any other combination than "10001", "01001", "00101", "00011" or "00001" in the lower five bits will have no effect.

## Addressing the Flash **During Self-**Programming

The Z-pointer is used to address the SPM commands.


Bit	15	14	13	12	11	10	9	8
ZH (R31)	Z15	Z14	Z13	Z12	Z11	Z10	Z9	Z8
ZL (R30)	Z7	Z6	Z5	Z4	Z3	Z2	Z1	Z0
I	7	6	5	4	3	2	1	0


Since the Flash is organized in pages (see Table 93 on page 224), the Program Counter can be treated as having two different sections. One section, consisting of the least significant bits, is addressing the words within a page, while the most significant bits are addressing the pages. This is shown in Figure 103. Note that the page erase and page write operations are addressed independently. Therefore it is of major importance that the Boot Loader software addresses the same page in both the page erase and page write operation. Once a programming operation is initiated, the address is latched and the Z-pointer can be used for other operations.

The only SPM operation that does not use the Z-pointer is Setting the Boot Loader Lock Bits. The content of the Z-pointer is ignored and will have no effect on the operation. The LPM instruction does also use the Z-pointer to store the address. Since this instruction addresses the Flash byte by byte, also the LSB (bit Z0) of the Z-pointer is used.









Notes: 1. The different variables used in the figure are listed in Table 84 on page 218.2. PCPAGE and PCWORD are listed in Table 93 on page 224.

Self-Programming the Flash

e The Program memory is updated in a page by page fashion. Before programming a page with the data stored in the temporary page buffer, the page must be erased. The temporary page buffer is filled one word at a time using SPM and the buffer can be filled either before the page erase command or between a page erase and a page write operation:

Alternative 1, fill the buffer before a page erase.

- Fill temporary page buffer.
- Perform a page erase.
- Perform a page write.

Alternative 2, fill the buffer after page erase.

- Perform a page erase.
- Fill temporary page buffer.
- Perform a page write.

If only a part of the page needs to be changed, the rest of the page must be stored (for example in the temporary page buffer) before the erase, and then be rewritten. When using alternative 1, the boot loader provides an effective Read-Modify-Write feature which allows the user software to first read the page, do the necessary changes, and then write back the modified data. If alternative 2 is used, it is not possible to read the old data while loading since the page is already erased. The temporary page buffer can be accessed in a random sequence. It is essential that the page address used in both the page erase and page write operation is addressing the same page. See "Simple

	Assembly Code Example for a Boot Loader" on page 216 for an assembly code example.
Performing Page Erase by SPM	<ul> <li>To execute page erase, set up the address in the Z-pointer, write "X0000011" to SPMCR and execute SPM within four clock cycles after writing SPMCR. The data in R1 and R0 is ignored. The page address must be written to PCPAGE in the Z-register. Other bits in the Z-pointer will be ignored during this operation.</li> <li>Page Erase to the RWW section: The NRWW section can be read during the page erase.</li> <li>Page Erase to the NRWW section: The CPU is halted during the operation.</li> </ul>
Filling the Temporary Buffer (Page Loading)	To write an instruction word, set up the address in the Z-pointer and data in R1:R0, write "00000001" to SPMCR and execute SPM within four clock cycles after writing SPMCR. The content of PCWORD in the Z-register is used to address the data in the temporary buffer. The temporary buffer will auto-erase after a page write operation or by writing the RWWSRE bit in SPMCR. It is also erased after a System Reset. Note that it is not pos- sible to write more than one time to each address without erasing the temporary buffer. Note: If the EEPROM is written in the middle of an SPM page Load operation, all data loaded will be lost.
Performing a Page Write	<ul> <li>To execute page write, set up the address in the Z-pointer, write "X0000101" to SPMCR and execute SPM within four clock cycles after writing SPMCR. The data in R1 and R0 is ignored. The page address must be written to PCPAGE. Other bits in the Z-pointer must be written to zero during this operation.</li> <li>Page Write to the RWW section: The NRWW section can be read during the page write.</li> <li>Page Write to the NRWW section: The CPU is halted during the operation.</li> </ul>
Using the SPM Interrupt	If the SPM interrupt is enabled, the SPM interrupt will generate a constant interrupt when the SPMEN bit in SPMCR is cleared. This means that the interrupt can be used instead of polling the SPMCR Register in software. When using the SPM interrupt, the Interrupt Vectors should be moved to the BLS section to avoid that an interrupt is accessing the RWW section when it is blocked for reading. How to move the interrupts is described in "Interrupts" on page 44.
Consideration While Updating BLS	Special care must be taken if the user allows the Boot Loader section to be updated by leaving Boot Lock bit11 unprogrammed. An accidental write to the Boot Loader itself can corrupt the entire Boot Loader, and further software updates might be impossible. If it is not necessary to change the Boot Loader software itself, it is recommended to program the Boot Lock bit11 to protect the Boot Loader software from any internal software changes.
Prevent Reading the RWW Section During Self- Programming	During Self-Programming (either page erase or page write), the RWW section is always blocked for reading. The user software itself must prevent that this section is addressed during the self programming operation. The RWWSB in the SPMCR will be set as long as the RWW section is busy. During Self-Programming the Interrupt Vector table should be moved to the BLS as described in "Interrupts" on page 44, or the interrupts must be disabled. Before addressing the RWW section after the programming is completed, the user software must clear the RWWSB by writing the RWWSRE. See "Simple Assembly Code Example for a Boot Loader" on page 216 for an example.



Setting the Boot Loader Lock Bits by SPM	To set the Boot Loader Lock Bits, write the desired data to R0, write "X0001001" to SPMCR and execute SPM within four clock cycles after writing SPMCR. The only accessible Lock Bits are the Boot Lock Bits that may prevent the Application and Boot Loader section from any software update by the MCU.
	Bit         7         6         5         4         3         2         1         0           R0         1         1         BLB12         BLB11         BLB02         BLB01         1         1
	See Table 78 and Table 79 for how the different settings of the Boot Loader Bits affect the Flash access.
	If bits 52 in R0 are cleared (zero), the corresponding Boot Lock bit will be programmed if an SPM instruction is executed within four cycles after BLBSET and SPMEN are set in SPMCR. The Z-pointer is don't care during this operation, but for future compatibility it is recommended to load the Z-pointer with 0x0001 (same as used for reading the Lock Bits). For future compatibility It is also recommended to set bits 7, 6, 1, and 0 in R0 to "1" when writing the Lock Bits. When programming the Lock Bits the entire Flash can be read during the operation.
EEPROM Write Prevents Writing to SPMCR	Note that an EEPROM write operation will block all software programming to Flash. Reading the Fuses and Lock Bits from software will also be prevented during the EEPROM write operation. It is recommended that the user checks the status bit (EEWE) in the EECR Register and verifies that the bit is cleared before writing to the SPMCR Register.
Reading the Fuse and Lock Bits from Software	It is possible to read both the Fuse and Lock Bits from software. To read the Lock Bits, load the Z-pointer with 0x0001 and set the BLBSET and SPMEN bits in SPMCR. When an LPM instruction is executed within three CPU cycles after the BLBSET and SPMEN bits are set in SPMCR, the value of the Lock Bits will be loaded in the destination register. The BLBSET and SPMEN bits will auto-clear upon completion of reading the Lock Bits or if no LPM instruction is executed within three CPU cycles or no SPM instruction is executed within three CP
	Bit 7 6 5 4 3 2 1 0 Rd – – BLB12 BLB11 BLB02 BLB01 LB2 LB1
	The algorithm for reading the Fuse Low bits is similar to the one described above for reading the Lock Bits. To read the Fuse Low bits, load the Z-pointer with 0x0000 and set the BLBSET and SPMEN bits in SPMCR. When an LPM instruction is executed within three cycles after the BLBSET and SPMEN bits are set in the SPMCR, the value of the Fuse Low bits (FLB) will be loaded in the destination register as shown below. Refer to Table 88 on page 221 for a detailed description and mapping of the fuse low bits.
	Bit 7 6 5 4 3 2 1 0 Rd <b>FLB7 FLB6 FLB5 FLB4 FLB3 FLB2 FLB1 FLB0</b>
	Similarly, when reading the Fuse High bits, load 0x0003 in the Z-pointer. When an LPM instruction is executed within three cycles after the BLBSET and SPMEN bits are set in the SPMCR, the value of the Fuse High bits (FHB) will be loaded in the destination register as shown below. Refer to Table 87 on page 220 for detailed description and mapping of the fuse high bits.
	Bit 7 6 5 4 3 2 1 0 Rd FHB7 FHB6 FHB5 FHB4 FHB3 FHB2 FHB1 FHB0
	Fuse and Lock Bits that are programmed, will be read as zero. Fuse and Lock Bits that are unprogrammed, will be read as one.

## ATmega8(L)

# **Preventing Flash Corruption** During periods of low V<sub>CC</sub>, the Flash program can be corrupted because the supply voltage is too low for the CPU and the Flash to operate properly. These issues are the same as for board level systems using the Flash, and the same design solutions should be applied.

A Flash program corruption can be caused by two situations when the voltage is too low. First, a regular write sequence to the Flash requires a minimum voltage to operate correctly. Secondly, the CPU itself can execute instructions incorrectly, if the supply voltage for executing instructions is too low.

Flash corruption can easily be avoided by following these design recommendations (one is sufficient):

- 1. If there is no need for a Boot Loader update in the system, program the Boot Loader Lock Bits to prevent any Boot Loader software updates.
- 2. Keep the AVR RESET active (low) during periods of insufficient power supply voltage. This can be done by enabling the internal Brown-out Detector (BOD) if the operating voltage matches the detection level. If not, an external low  $V_{CC}$  Reset Protection circuit can be used. If a reset occurs while a write operation is in progress, the write operation will be completed provided that the power supply voltage is sufficient.
- Keep the AVR core in Power-down sleep mode during periods of low V<sub>CC</sub>. This will prevent the CPU from attempting to decode and execute instructions, effectively protecting the SPMCR Register and thus the Flash from unintentional writes.

# Programming Time for Flash when using SPM

**h** The calibrated RC Oscillator is used to time Flash accesses. Table 81 shows the typical programming time for Flash accesses from the CPU.

#### Table 81. SPM Programming Time

Symbol	Min Programming Time	Max Programming Time		
Flash write (page erase, page write, and write Lock Bits by SPM)	3.7 ms	4.5 ms		



#### Simple Assembly Code ;-the routine writes one page of data from RAM to Flash Example for a Boot Loader ; the first data location in RAM is pointed to by the Y pointer ; the first data location in Flash is pointed to by the Z-pointer ;-error handling is not included ;-the routine must be placed inside the boot space ; (at least the Do\_spm sub routine). Only code inside NRWW section can ; be read during self-programming (page erase and page write). ;-registers used: r0, r1, temp1 (r16), temp2 (r17), looplo (r24), ; loophi (r25), spmcrval (r20) ; storing and restoring of registers is not included in the routine ; register usage can be optimized at the expense of code size ;-It is assumed that either the interrupt table is moved to the Boot ; loader section or that the interrupts are disabled. .equ PAGESIZEB = PAGESIZE\*2 ;PAGESIZEB is page size in BYTES, not words .org SMALLBOOTSTART Write\_page: ; page erase ldi spmcrval, (1<<PGERS) | (1<<SPMEN) rcallDo spm ; re-enable the RWW section ldi spmcrval, (1<<RWWSRE) | (1<<SPMEN) rcallDo\_spm ; transfer data from RAM to Flash page buffer ldi looplo, low(PAGESIZEB) ;init loop variable ldi loophi, high(PAGESIZEB) ;not required for PAGESIZEB<=256 Wrloop: ld r0, Y+ ld r1, Y+ ldi spmcrval, (1<<SPMEN)</pre> rcallDo\_spm adiw ZH:ZL, 2 sbiw loophi:looplo, 2 ;use subi for PAGESIZEB<=256 brne Wrloop ; execute page write subi ZL, low(PAGESIZEB) ;restore pointer sbci ZH, high(PAGESIZEB) ;not required for PAGESIZEB<=256 ldi spmcrval, (1<<PGWRT) | (1<<SPMEN) rcallDo\_spm ; re-enable the RWW section ldi spmcrval, (1<<RWWSRE) | (1<<SPMEN) rcallDo\_spm ; read back and check, optional ldi looplo, low(PAGESIZEB) ;init loop variable ldi loophi, high(PAGESIZEB) ;not required for PAGESIZEB<=256 subi YL, low(PAGESIZEB) ;restore pointer sbci YH, high(PAGESIZEB) Rdloop: lpm r0, Z+ ld r1, Y+ cpse r0, r1 rjmp Error

216 ATmega8(L)

;use subi for PAGESIZEB<=256 sbiw loophi:looplo, 1 brne Rdloop ; return to RWW section ; verify that RWW section is safe to read Return: in temp1, SPMCR sbrs temp1, RWWSB ; If RWWSB is set, the RWW section is not ready yet ret ; re-enable the RWW section ldi spmcrval, (1<<RWWSRE) | (1<<SPMEN)</pre> rcallDo\_spm rjmp Return Do\_spm: ; check for previous SPM complete Wait\_spm: in temp1, SPMCR sbrc temp1, SPMEN rjmp Wait\_spm ; input: spmcrval determines SPM action ; disable interrupts if enabled, store status temp2, SREG in cli ; check that no EEPROM write access is present Wait\_ee: sbic EECR, EEWE rjmp Wait\_ee ; SPM timed sequence out SPMCR, spmcrval  $\operatorname{spm}$ ; restore SREG (to enable interrupts if originally enabled) out SREG, temp2 ret

#### ATmega8 Boot Loader Parameters

In Table 82 through Table 84, the parameters used in the description of the self programming are given.

Table 82.	Boot Size	Configuration
-----------	-----------	---------------

BOOTSZ1	BOOTSZ0	Boot Size	Pages	Application Flash Section	Boot Loader Flash Section	End Application Section	Boot Reset Address (Start Boot Loader Section)
1	1	128 words	4	0x000 - 0xF7F	0xF80 - 0xFFF	0xF7F	0xF80
1	0	256 words	8	0x000 - 0xEFF	0xF00 - 0xFFF	0xEFF	0xF00
0	1	512 words	16	0x000 - 0xDFF	0xE00 - 0xFFF	0xDFF	0xE00
0	0	1024 words	32	0x000 - 0xBFF	0xC00 - 0xFFF	0xBFF	0xC00





Note: The different BOOTSZ Fuse configurations are shown in Figure 102.

#### Table 83. Read-While-Write Limit

Section	Pages	Address
Read-While-Write section (RWW)	96	0x000 - 0xBFF
No Read-While-Write section (NRWW)	32	0xC00 - 0xFFF

For details about these two section, see "NRWW – No Read-While-Write Section" on page 207 and "RWW – Read-While-Write Section" on page 207

**Table 84.** Explanation of Different Variables used in Figure 103 and the Mapping to the Z-pointer

Variable		Corresponding Z-value <sup>(1)</sup>	Description
PCMSB	11		Most significant bit in the Program Counter. (The Program Counter is 12 bits PC[11:0])
PAGEMSB	4		Most significant bit which is used to address the words within one page (32 words in a page requires 5 bits PC [4:0]).
ZPCMSB		Z12	Bit in Z-register that is mapped to PCMSB. Because Z0 is not used, the ZPCMSB equals PCMSB + 1.
ZPAGEMSB		Z5	Bit in Z-register that is mapped to PAGEMSB. Because Z0 is not used, the ZPAGEMSB equals PAGEMSB + 1.
PCPAGE	PC[11:5]	Z12:Z6	Program counter page address: Page select, for page erase and page write
PCWORD	PC[4:0]	Z5:Z1	Program counter word address: Word select, for filling temporary buffer (must be zero during page write operation)

Note: 1. Z15:Z13: always ignored

Z0: should be zero for all SPM commands, byte select for the LPM instruction. See "Addressing the Flash During Self-Programming" on page 211 for details about the use of Z-pointer during Self-Programming.

# Memory Programming

# Program And Data Memory Lock Bits

The ATmega8 provides six Lock Bits which can be left unprogrammed ("1") or can be programmed ("0") to obtain the additional features listed in Table 86. The Lock Bits can only be erased to "1" with the Chip Erase command.

Table 85.	Lock Bit Byte
	LOOK DIL DYLC

Lock Bit Byte	Bit No.	Description	Default Value <sup>(1)</sup>
	7	-	1 (unprogrammed)
	6	-	1 (unprogrammed)
BLB12	5	Boot lock bit	1 (unprogrammed)
BLB11	4	Boot lock bit	1 (unprogrammed)
BLB02	3	Boot lock bit	1 (unprogrammed)
BLB01	2	Boot lock bit	1 (unprogrammed)
LB2	1	Lock bit	1 (unprogrammed)
LB1	0	Lock bit	1 (unprogrammed)

Note: 1. "1" means unprogrammed, "0" means programmed

Table 86. Lock Bit Protection Modes<sup>(2)</sup>

Memory Lock Bits		ts	Protection Type
LB Mode	LB2	LB1	
1	1	1	No memory lock features enabled.
2	1	0	Further programming of the Flash and EEPROM is disabled in Parallel and Serial Programming mode. The Fuse Bits are locked in both Serial and Parallel Programming mode. <sup>(1)</sup>
3	0	0	Further programming and verification of the Flash and EEPROM is disabled in parallel and Serial Programming mode. The Fuse Bits are locked in both Serial and Parallel Programming modes. <sup>(1)</sup>
BLB0 Mode	BLB02	BLB01	
1	1	1	No restrictions for SPM or LPM accessing the Application section.
2	1	0	SPM is not allowed to write to the Application section.
3	0	0	SPM is not allowed to write to the Application section, and LPM executing from the Boot Loader section is not allowed to read from the Application section. If Interrupt Vectors are placed in the Boot Loader section, interrupts are disabled while executing from the Application section.
4	0	1	LPM executing from the Boot Loader section is not allowed to read from the Application section. If Interrupt Vectors are placed in the Boot Loader section, interrupts are disabled while executing from the Application section.
BLB1 Mode	BLB12	BLB11	





Table 86.	Lock Bit Protection Modes <sup>(2)</sup>	(Continued)	)

Memor	y Lock Bi	ts	Protection Type
1	1	1	No restrictions for SPM or LPM accessing the Boot Loader section.
2	1	0	SPM is not allowed to write to the Boot Loader section.
3	0	0	SPM is not allowed to write to the Boot Loader section, and LPM executing from the Application section is not allowed to read from the Boot Loader section. If Interrupt Vectors are placed in the Application section, interrupts are disabled while executing from the Boot Loader section.
4	0	1	LPM executing from the Application section is not allowed to read from the Boot Loader section. If Interrupt Vectors are placed in the Application section, interrupts are disabled while executing from the Boot Loader section.

Notes: 1. Program the Fuse Bits before programming the Lock Bits.

2. "1" means unprogrammed, "0" means programmed

#### **Fuse Bits**

The ATmega8 has two fuse bytes. Table 87 and Table 88 describe briefly the functionality of all the fuses and how they are mapped into the fuse bytes. Note that the fuses are read as logical zero, "0", if they are programmed.

#### Table 87. Fuse High Byte

Fuse High Byte	Bit No.	Description	Default Value
RSTDISBL <sup>(4)</sup>	7	Select if PC6 is I/O pin or RESET pin	1 (unprogrammed, PC6 is RESET-pin)
WDTON	6	WDT always on	1 (unprogrammed, WDT enabled by WDTCR)
SPIEN <sup>(1)</sup>	5	Enable Serial Program and Data Downloading	0 (programmed, SPI prog. enabled)
CKOPT <sup>(2)</sup>	4	Oscillator options	1 (unprogrammed)
EESAVE	3	EEPROM memory is preserved through the Chip Erase	1 (unprogrammed, EEPROM not preserved)
BOOTSZ1	2	Select Boot Size (see Table 82 for details)	0 (programmed) <sup>(3)</sup>
BOOTSZ0	1	Select Boot Size (see Table 82 for details)	0 (programmed) <sup>(3)</sup>
BOOTRST	0	Select Reset Vector	1 (unprogrammed)

Notes: 1. The SPIEN Fuse is not accessible in Serial Programming mode.

- 2. The CKOPT Fuse functionality depends on the setting of the CKSEL bits, see "Clock Sources" on page 24 for details.
- The default value of BOOTSZ1..0 results in maximum Boot Size. See Table 82 on page 217.
- 4. When programming the RSTDISBL Fuse Parallel Programming has to be used to change fuses or perform further programming.

Table 88.	Fuse L	_ow Byte
-----------	--------	----------

	Fuse Low Byte	Bit No.	Description	Default Value
	BODLEVEL	7	Brown out detector trigger level	1 (unprogrammed)
	BODEN	6	Brown out detector enable	1 (unprogrammed, BOD disabled)
	SUT1	5	Select start-up time	1 (unprogrammed) <sup>(1)</sup>
	SUT0	4	Select start-up time	0 (programmed) <sup>(1)</sup>
	CKSEL3	3	Select Clock source	0 (programmed) <sup>(2)</sup>
	CKSEL2	2	Select Clock source	0 (programmed) <sup>(2)</sup>
	CKSEL1	1	Select Clock source	0 (programmed) <sup>(2)</sup>
	CKSEL0	0	Select Clock source	1 (unprogrammed) <sup>(2)</sup>
	28 2. Th	for details e default	S.	m start-up time. SeeTable 10 on page nternal RC Oscillator @ 1MHz. See
				rase. Note that the Fuse Bits are Fuse Bits before programming the
-	The fuse values are latched when the device enters Programming mode and changes of the fuse values will have no effect until the part leaves Programming mode. This does not apply to the EESAVE Fuse which will take effect once it is programmed. The fuses are also latched on Power-up in Normal mode.			
-	code can be r	ead in b		le which identifies the device. This so when the device is locked. The
	For the ATme	ga8 the	signature bytes are:	
	1. 0x000: 0x	1E (indio	cates manufactured by Atmel).	
		•	cates 8KB Flash memory).	
	3. 0x002: 0x	07 (indic	cates ATmega8 device).	
-	These bytes in 0x0002, and 0 is automatica	resides i 0x0003 fe Ily loade ue has te	in the signature row High byte or 1, 2, 4, and 8 Mhz respective ed into the OSCCAL Register. I o be loaded manually, see "Osc	es for the internal RC Oscillator. of the addresses 0x000, 0x0001, ly. During Reset, the 1 MHz value f other frequencies are used, the illator Calibration Register – OSC-





# Parallel Programming Parameters, Pin Mapping, and Commands

This section describes how to parallel program and verify Flash Program memory, EEPROM Data memory, Memory Lock Bits, and Fuse Bits in the ATmega8. Pulses are assumed to be at least 250 ns unless otherwise noted.

**Signal Names** 

In this section, some pins of the ATmega8 are referenced by signal names describing their functionality during parallel programming, see Figure 104 and Table 89. Pins not described in the following table are referenced by pin names.

The XA1/XA0 pins determine the action executed when the XTAL1 pin is given a positive pulse. The bit coding is shown in Table 91.

When pulsing WR or OE, the command loaded determines the action executed. The different Commands are shown in Table 92.

#### Figure 104. Parallel Programming




 Table 89.
 Pin Name Mapping

Signal Name in Programming Mode	Pin Name	I/O	Function
RDY/BSY	PD1	O 0: Device is busy programming, 1: D is ready for new command	
OE	PD2	I	Output Enable (Active low)
WR	PD3	I	Write Pulse (Active low)
BS1	PD4	I	Byte Select 1 ("0" selects Low byte, "1" selects High byte)
XA0	PD5	I	XTAL Action Bit 0
XA1	PD6	1	XTAL Action Bit 1

#### Table 89. Pin Name Mapping (Continued)

		,	
Signal Name in Programming Mode Pin Name		I/O	Function
PAGEL	AGEL PD7		Program memory and EEPROM Data Page Load
BS2			Byte Select 2 ("0" selects Low byte, "1" selects 2'nd High byte)
DATA			Bi-directional Data bus (Output when $\overline{OE}$ is low)

## Table 90. Pin Values used to Enter Programming Mode

Pin	Symbol	Value
PAGEL	Prog_enable[3]	0
XA1	Prog_enable[2]	0
XA0	Prog_enable[1]	0
BS1	Prog_enable[0]	0

#### Table 91. XA1 and XA0 Coding

XA1	XA0	Action when XTAL1 is Pulsed
0	0	Load Flash or EEPROM Address (High or low address byte determined by BS1)
0	1	Load Data (High or Low data byte for Flash determined by BS1)
1	0	Load Command
1	1	No Action, Idle

## Table 92. Command Byte Bit Coding

Command Byte	Command Executed
1000 0000	Chip Erase
0100 0000	Write Fuse Bits
0010 0000	Write Lock Bits
0001 0000	Write Flash
0001 0001	Write EEPROM
0000 1000	Read Signature Bytes and Calibration byte
0000 0100	Read Fuse and Lock Bits
0000 0010	Read Flash
0000 0011	Read EEPROM





Table 93.	No.	of Words	in a Page	and no.	of Pages	in the Flash
1 4010 001		01 110100	m u ugo	and no.	or r ugoo	

			÷		
Flash Size	Page Size	PCWORD	No. of Pages	PCPAGE	PCMSB
4K words (8K bytes)	32 words	PC[4:0]	128	PC[11:5]	11

Table 94. No. of Words in a Page and no. of Pages in the EEPROM

EEPROM Size	Page Size	PCWORD	No. of Pages	PCPAGE	EEAMSB
512 bytes	4 bytes	EEA[1:0]	128	EEA[8:2]	8

## **Parallel Programming**

#### Enter Programming Mode

The following algorithm puts the device in Parallel Programming mode:

- 1. Apply 4.5 5.5V between  $V_{CC}$  and GND, and wait at least 100  $\mu$ s.
- 2. Set RESET to "0" and toggle XTAL1 at least 6 times
- 3. Set the Prog\_enable pins listed in Table 90 on page 223 to "0000" and wait at least 100 ns.
- 4. Apply 11.5 12.5V to RESET. <u>Any ac</u>tivity on Prog\_enable pins within 100 ns after +12V has been applied to RESET, will cause the device to fail entering Programming mode.

Note, if the RESET pin is disabled by programming the RSTDISBL Fuse, it may not be possible to follow the proposed algorithm above. The same may apply when External Crystal or External RC configuration is selected because it is not possible to apply qualified XTAL1 pulses. In such cases, the following algorithm should be followed:

- 1. Set Prog\_enable pins listed in Table 90 on page 223 to "0000".
- 2. Apply 4.5 5.5V between V<sub>CC</sub> and GND simultaneously as 11.5 12.5V is applied to RESET.
- 3. Wait 100 ns.
- Re-program the fuses to ensure that External Clock is selected as clock source (CKSEL3:0 = 0'b0000) and RESET pin is activated (RSTDISBL) unprogrammed). If Lock Bits are programmed, a chip erase command must be executed before changing the fuses.
- 5. Exit Programming mode by power the device down or by bringing RESET pin to 0'b0.
- 6. Entering Programming mode with the original algorithm, as described above.

Considerations for Efficient The lo Programming efficient

The loaded command and address are retained in the device during programming. For efficient programming, the following should be considered.

- The command needs only be loaded once when writing or reading multiple memory locations.
- Skip writing the data value 0xFF, that is the contents of the entire EEPROM (unless the EESAVE Fuse is programmed) and Flash after a Chip Erase.
- Address High byte needs only be loaded before programming or reading a new 256 word window in Flash or 256 byte EEPROM. This consideration also applies to Signature bytes reading.

Chip Erase	<ul> <li>The Chip Erase will erase the Flash and EEPROM<sup>(1)</sup> memories plus Lock Bits. The Lock Bits are not reset until the Program memory has been completely erased. The Fuse Bits are not changed. A Chip Erase must be performed before the Flash and/or the EEPROM are reprogrammed.</li> <li>Note: 1. The EEPRPOM memory is preserved during chip erase if the EESAVE Fuse is programmed.</li> <li>Load Command "Chip Erase"</li> <li>1. Set XA1, XA0 to "10". This enables command loading.</li> <li>2. Set BS1 to "0".</li> <li>3. Set DATA to "1000 0000". This is the command for Chip Erase.</li> <li>4. Give XTAL1 a positive pulse. This loads the command.</li> <li>5. Give WR a negative pulse. This starts the Chip Erase. RDY/BSY goes low.</li> <li>6. Wait until RDY/BSY goes high before loading a new command.</li> </ul>
Programming the Flash	The Flash is organized in pages, see Table 93 on page 224. When programming the Flash, the program data is latched into a page buffer. This allows one page of program data to be programmed simultaneously. The following procedure describes how to program the entire Flash memory:
	<ul> <li>A. Load Command "Write Flash"</li> <li>Set XA1, XA0 to "10". This enables command loading.</li> <li>Set BS1 to "0".</li> <li>Set DATA to "0001 0000". This is the command for Write Flash.</li> <li>Give XTAL1 a positive pulse. This loads the command.</li> <li>B. Load Address Low byte</li> <li>Set XA1, XA0 to "00". This enables address loading.</li> <li>Set BS1 to "0". This selects low address.</li> <li>Set DATA = Address Low byte (0x00 - 0xFF).</li> <li>Give XTAL1 a positive pulse. This loads the address Low byte.</li> </ul>
	<ul> <li>C. Load Data Low byte</li> <li>Set XA1, XA0 to "01". This enables data loading.</li> <li>Set DATA = Data Low byte (0x00 - 0xFF).</li> <li>Give XTAL1 a positive pulse. This loads the data byte.</li> <li>D. Load Data High byte</li> <li>Set BS1 to "1". This selects high data byte.</li> <li>Set XA1, XA0 to "01". This enables data loading.</li> <li>Set DATA = Data High byte (0x00 - 0xFF).</li> <li>Give XTAL1 a positive pulse. This loads the data byte.</li> </ul>
	<ul> <li>E. Latch Data</li> <li>Set BS1 to "1". This selects high data byte.</li> <li>Give PAGEL a positive pulse. This latches the data bytes. (See Figure 106 for signal waveforms)</li> <li>F. Repeat B through E until the entire buffer is filled or until all data within the page is loaded.</li> </ul>





While the lower bits in the address are mapped to words within the page, the higher bits address the pages within the FLASH. This is illustrated in Figure 105 on page 226. Note that if less than eight bits are required to address words in the page (pagesize < 256), the most significant bit(s) in the address Low byte are used to address the page when performing a page write.

G. Load Address High byte

- 1. Set XA1, XA0 to "00". This enables address loading.
- 2. Set BS1 to "1". This selects high address.
- 3. Set DATA = Address High byte (0x00 0xFF).
- 4. Give XTAL1 a positive pulse. This loads the address High byte.


#### H. Program Page

- 1. Set BS1 = "0"
- 2. Give <u>WR</u> a negative pulse. This starts programming of the entire page of data. RDY/BSY goes low.
- 3. Wait until RDY/BSY goes high. (See Figure 106 for signal waveforms)


I. Repeat B through H until the entire Flash is programmed or until all data has been programmed.

- J. End Page Programming
- 1. Set XA1, XA0 to "10". This enables command loading.
- 2. Set DATA to "0000 0000". This is the command for No Operation.
- 3. Give XTAL1 a positive pulse. This loads the command, and the internal write signals are reset.


#### Figure 105. Addressing the Flash which is Organized in Pages<sup>(1)</sup>



Note: 1. PCPAGE and PCWORD are listed in Table 93 on page 224.



**Figure 106.** Programming the Flash Waveforms<sup>(1)</sup>





**Programming the EEPROM** The EEPROM is organized in pages, see Table 94 on page 224. When programming the EEPROM, the program data is latched into a page buffer. This allows one page of data to be programmed simultaneously. The programming algorithm for the EEPROM Data memory is as follows (refer to "Programming the Flash" on page 225 for details on Command, Address and Data loading):

- 1. A: Load Command "0001 0001".
- 2. G: Load Address High byte (0x00 0xFF).
- 3. B: Load Address Low byte (0x00 0xFF).
- 4. C: Load Data (0x00 0xFF).
- 5. E: Latch data (give PAGEL a positive pulse).
- K: Repeat 3 through 5 until the entire buffer is filled.
- L: Program EEPROM page.
- 1. Set BS1 to "0".
- 2. Give <u>WR</u> a negative pulse. This starts programming of the EEPROM page. RDY/BSY goes low.
- 3. Wait until to RDY/BSY goes high before programming the next page. (See Figure 107 for signal waveforms).










Programming the Fuse High Bits	<ul> <li>The algorithm for programming the Fuse high bits is as follows (refer to "Programming the Flash" on page 225 for details on Command and Data loading):</li> <li>1. A: Load Command "0100 0000".</li> <li>2. C: Load Data Low byte. Bit n = "0" programs and bit n = "1" erases the Fuse bit.</li> <li>3. Set BS1 to "1" and BS2 to "0". This selects high data byte.</li> <li>4. Give WR a negative pulse and wait for RDY/BSY to go high.</li> <li>5. Set BS1 to "0". This selects low data byte.</li> </ul>
Programming the Lock Bits	<ul> <li>The algorithm for programming the Lock Bits is as follows (refer to "Programming the Flash" on page 225 for details on Command and Data loading):</li> <li>1. A: Load Command "0010 0000".</li> <li>2. C: Load Data Low byte. Bit n = "0" programs the Lock bit.</li> <li>3. Give WR a negative pulse and wait for RDY/BSY to go high.</li> <li>The Lock Bits can only be cleared by executing Chip Erase.</li> </ul>
Reading the Fuse and Lock Bits	<ul> <li>The algorithm for reading the Fuse and Lock Bits is as follows (refer to "Programming the Flash" on page 225 for details on Command loading):</li> <li>1. A: Load Command "0000 0100".</li> <li>2. Set OE to "0", BS2 to "0", and BS1 to "0". The status of the Fuse Low bits can now be read at DATA ("0" means programmed).</li> <li>3. Set OE to "0", BS2 to "1", and BS1 to "1". The status of the Fuse High bits can now be read at DATA ("0" means programmed).</li> </ul>

- 4. Set  $\overline{\text{OE}}$  to "0", BS2 to "0", and BS1 to "1". The status of the Lock Bits can now be read at DATA ("0" means programmed).
- 5. Set OE to "1".

Figure 108. Mapping Between BS1, BS2 and the Fuse- and Lock Bits During Read







Reading the Signature Bytes


The algorithm for reading the Signature bytes is as follows (refer to "Programming the Flash" on page 225 for details on Command and Address loading):


- 1. A: Load Command "0000 1000".
- 2. B: Load Address Low byte (0x00 0x02).
- Set OE to "0", and BS1 to "0". The selected Signature byte can now be read at DATA.
- 4. Set OE to "1".


**Reading the Calibration Byte** The algorithm for reading the Calibration bytes is as follows (refer to "Programming the Flash" on page 225 for details on Command and Address loading):

- 1. A: Load Command "0000 1000".
- 2. B: Load Address Low byte, (0x00 0x03).
- 3. Set OE to "0", and BS1 to "1". The Calibration byte can now be read at DATA.
- 4. Set  $\overline{OE}$  to "1".

Parallel Programming Characteristics **Figure 109.** Parallel Programming Timing, Including some General Timing Requirements







Note: 1. The timing requirements shown in Figure 109 (i.e., t<sub>DVXH</sub>, t<sub>XHXL</sub>, and t<sub>XLDX</sub>) also apply to loading operation.




Figure 111. Parallel Programming Timing, Reading Sequence (within the same Page) with Timing Requirements<sup>(1)</sup>

Note: 1. The timing requirements shown in Figure 109 (i.e., t<sub>DVXH</sub>, t<sub>XHXL</sub>, and t<sub>XLDX</sub>) also apply to reading operation.

Symbol	Parameter	Min	Тур	Max	Units
V <sub>PP</sub>	Programming Enable Voltage	11.5		12.5	V
I <sub>PP</sub>	Programming Enable Current			250	∝A
t <sub>DVXH</sub>	Data and Control Valid before XTAL1 High	67			ns
t <sub>XLXH</sub>	XTAL1 Low to XTAL1 High	200			ns
t <sub>XHXL</sub>	XTAL1 Pulse Width High	150			ns
t <sub>XLDX</sub>	Data and Control Hold after XTAL1 Low	67			ns
t <sub>XLWL</sub>	XTAL1 Low to WR Low	0			ns
t <sub>XLPH</sub>	XTAL1 Low to PAGEL high	0			ns
t <sub>PLXH</sub>	PAGEL low to XTAL1 high	150			ns
t <sub>BVPH</sub>	BS1 Valid before PAGEL High	67			ns
t <sub>PHPL</sub>	PAGEL Pulse Width High	150			ns
t <sub>PLBX</sub>	BS1 Hold after PAGEL Low	67			ns
t <sub>WLBX</sub>	BS2/1 Hold after WR Low	67			ns
t <sub>PLWL</sub>	PAGEL Low to WR Low	67			ns
t <sub>BVWL</sub>	BS1 Valid to WR Low	67			ns
t <sub>WLWH</sub>	WR Pulse Width Low	150			ns
t <sub>WLRL</sub>	WR Low to RDY/BSY Low	0		1	∝s
t <sub>WLRH</sub>	WR Low to RDY/BSY High <sup>(1)</sup>	3.7		4.5	ms
t <sub>WLRH_CE</sub>	WR Low to RDY/BSY High for Chip Erase <sup>(2)</sup>	7.5		9	ms
t <sub>XLOL</sub>	XTAL1 Low to OE Low	0			ns

**Table 95.** Parallel Programming Characteristics,  $V_{CC} = 5V \pm 10\%$ 





Symbol	Parameter	Min	Тур	Max	Units	
t <sub>BVDV</sub>	BS1 Valid to DATA valid	0		250	ns	
t <sub>OLDV</sub>	OE Low to DATA Valid			250	ns	
t <sub>OHDZ</sub>	OE High to DATA Tri-stated			250	ns	

**Table 95.** Parallel Programming Characteristics,  $V_{CC} = 5V \pm 10\%$  (Continued)

Notes: 1. t<sub>WLRH</sub> is valid for the Write Flash, Write EEPROM, Write Fuse Bits and Write Lock Bits commands.

2. t<sub>WLRH CE</sub> is valid for the Chip Erase command.


Serial Downloading


Both the F<u>lash and EEPROM memory arrays can be programmed using the serial SPI bus while RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (output). After RESET is set low, the Programming Enable instruction needs to be executed first before program/erase operations can be executed. NOTE, in Table 96 on page 232, the pin mapping for SPI programming is listed. Not all parts use the SPI pins dedicated for the internal SPI interface.</u>

## Serial Programming Pin Mapping

#### **Table 96.** Pin Mapping Serial Programming

Symbol	Pins	I/O	Description
MOSI	PB3	I	Serial data in
MISO	PB4	0	Serial data out
SCK	PB5	I	Serial clock





- Notes: 1. If the device is clocked by the Internal Oscillator, it is no need to connect a clock source to the XTAL1 pin.
  - 2.  $V_{CC}$  0.3 < AVCC <  $V_{CC}$  + 0.3, however, AVCC should always be within 2.7 5.5V.

When programming the EEPROM, an auto-erase cycle is built into the self-timed programming operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase instruction. The Chip Erase operation turns the content of every memory location in both the Program and EEPROM arrays into 0xFF.

Depending on CKSEL Fuses, a valid clock must be present. The minimum low and high periods for the Serial Clock (SCK) input are defined as follows:

232 ATmega8(L)

Low:> 2 CPU clock cycles for  $f_{ck}$  < 12 MHz, 3 CPU clock cycles for  $f_{ck} \ge$  12 MHz

High:> 2 CPU clock cycles for  $f_{ck}$  < 12 MHz, 3 CPU clock cycles for  $f_{ck} \ge$  12 MHz

Serial Programming Algorithm

When writing serial data to the ATmega8, data is clocked on the rising edge of SCK.

When reading data from the ATmega8, data is clocked on the falling edge of SCK. See Figure 113 for timing details.

To program and verify the ATmega8 in the Serial Programming mode, the following sequence is recommended (See four byte instruction formats in Table 98):

1. Power-up sequence:

Apply power between V<sub>CC</sub> and GND while RESET and SCK are set to "0". In some systems, the programmer can not guarantee that SCK is held low during Power-up. In this case, RESET must be given a positive pulse of at least two CPU clock cycles duration after SCK has been set to "0".

- 2. Wait for at least 20 ms and enable Serial Programming by sending the Programming Enable serial instruction to pin MOSI.
- 3. The Serial Programming instructions will not work if the communication is out of synchronization. When in sync. the second byte (0x53), will echo back when issuing the third byte of the Programming Enable instruction. Whether the echo is correct or not, all four <u>bytes of</u> the instruction must be transmitted. If the 0x53 did not echo back, give RESET a positive pulse and issue a new Programming Enable command.
- 4. The Flash is programmed one page at a time. The page size is found in Table 93 on page 224. The memory page is loaded one byte at a time by supplying the 5 LSB of the address and data together with the Load Program memory Page instruction. To ensure correct loading of the page, the data Low byte must be loaded before data High byte is applied for a given address. The Program memory Page is stored by loading the Write Program memory Page instruction with the 7 MSB of the address. If polling is not used, the user must wait at least t<sub>WD FLASH</sub> before issuing the next page. (See Table 97).

Note: If other commands than polling (read) are applied before any write operation (FLASH, EEPROM, Lock Bits, Fuses) is completed, it may result in incorrect programming.

- 5. The EEPROM array is programmed one byte at a time by supplying the address and data together with the appropriate Write instruction. An EEPROM memory location is first automatically erased before new data is written. If polling is not used, the user must wait at least t<sub>WD\_EEPROM</sub> before issuing the next byte. (See Table 97). In a chip erased device, no 0xFFs in the data file(s) need to be programmed.
- 6. Any memory location can be verified by using the Read instruction which returns the content at the selected address at serial output MISO.
- 7. At the end of the programming session, RESET can be set high to commence normal operation.
- Pow<u>er-off s</u>equence (if needed): Set RESET to "1". Turn V<sub>CC</sub> power off





#### **Data Polling Flash**

When a page is being programmed into the Flash, reading an address location within the page being programmed will give the value 0xFF. At the time the device is ready for a new page, the programmed value will read correctly. This is used to determine when the next page can be written. Note that the entire page is written simultaneously and any address within the page can be used for polling. Data polling of the Flash will not work for the value 0xFF, so when programming this value, the user will have to wait for at least  $t_{WD_{FLASH}}$  before programming the next page. As a chip-erased device contains 0xFF in all locations, programming of addresses that are meant to contain 0xFF, can be skipped. See Table 97 for  $t_{WD_{FLASH}}$  value.

# **Data Polling EEPROM** When a new byte has been written and is being programmed into EEPROM, reading the address location being programmed will give the value 0xFF. At the time the device is ready for a new byte, the programmed value will read correctly. This is used to determine when the next byte can be written. This will not work for the value 0xFF, but the user should have the following in mind: As a chip-erased device contains 0xFF in all locations, programming of addresses that are meant to contain 0xFF, can be skipped. This does not apply if the EEPROM is Re-programmed without chip-erasing the device. In this case, data polling cannot be used for the value 0xFF, and the user will have to wait at least t<sub>WD\_EEPROM</sub> before programming the next byte. See Table 97 for t<sub>WD\_EEPROM</sub> value.

Symbol	Minimum Wait Delay
t <sub>WD_FUSE</sub>	4.5 ms
t <sub>WD_FLASH</sub>	4.5 ms
t <sub>WD_EEPROM</sub>	9.0 ms
t <sub>WD_ERASE</sub>	9.0 ms

Table 97. Minimum Wait Delay Before Writing the Next Flash or EEPROM Location




Figure 113. Serial Programming Waveforms

Table 98. Serial Programming Instruction Set

		Instructio				
Instruction	Byte 1	Byte 2	Byte 3	Byte4	Operation	
Programming Enable	1010 1100	0101 0011	XXXX XXXX	XXXX XXXX	Enable Serial Programming after RESET goes low.	
Chip Erase	1010 1100	100x xxxx	xxxx xxxx	xxxx xxxx	Chip Erase EEPROM and Flash.	
Read Program Memory	0010 <b>H</b> 000	0000 <b>aaaa</b>	bbbb bbbb	0000 0000	Read <b>H</b> (high or low) data <b>o</b> from Program memory at word address <b>a</b> : <b>b</b> .	
Load Program Memory Page	0100 <b>H</b> 000	0000 xxxx	xxxb bbbb	iiii iiii	Write <b>H</b> (high or low) data <b>i</b> to Program memory page at word address <b>b</b> . Data Low byte must be loaded before Data High byte is applied within the same address.	
Write Program Memory Page	0100 1100	0000 <b>aaaa</b>	bbbx xxxx	xxxx xxxx	Write Program memory Page at address <b>a</b> : <b>b</b> .	
Read EEPROM Memory	1010 0000	00xx xxx <b>a</b>	bbbb bbbb	0000 0000	Read data <b>o</b> from EEPROM memory at address <b>a</b> : <b>b</b> .	
Write EEPROM Memory	1100 0000	00xx xxx <b>a</b>	bbbb bbbb	1111 1111	Write data i to EEPROM memory at address a:b.	
Read Lock Bits	0101 1000	0000 0000	xxxx xxxx	xx <b>oo oooo</b>	Read Lock Bits. "0" = programmed, "1" = unprogrammed. See Table 85 on page 219 for details.	
Write Lock Bits	1010 1100	111x xxxx	xxxx xxxx	11 <b>ii iiii</b>	Write Lock Bits. Set bits = "0" to program Lock Bits. See Table 85 on page 219 for details.	
Read Signature Byte	0011 0000	00xx xxxx	xxxx xx <b>bb</b>	0000 0000	Read Signature Byte <b>o</b> at address <b>b</b> .	
Write Fuse Bits	1010 1100	1010 0000	xxxx xxxx	iiii iiii	Set bits = "0" to program, "1" to unprogram. See Table 88 on page 221 for details.	
Write Fuse High Bits	1010 1100	1010 1000	xxxx xxxx	iiii iiii	Set bits = "0" to program, "1" to unprogram. See Table 87 on page 220 for details.	
Read Fuse Bits	0101 0000	0000 0000	xxxx xxxx	0000 0000	Read Fuse Bits. "0" = programmed, "1" = unprogrammed. See Table 88 on page 221 for details.	
Read Fuse High Bits	0101 1000	0000 1000	XXXX XXXX	0000 0000	Read Fuse high bits. "0" = pro- grammed, "1" = unprogrammed. See Table 87 on page 220 for details.	
Read Calibration Byte	0011 1000	00xx xxxx	0000 00 <b>bb</b>	0000 0000	Read Calibration Byte	

Note: **a** = address high bits

**b** = address low bits

 $\mathbf{H} = 0 - \text{Low byte}, 1 - \text{High byte}$ 

o = data out

i = data in

x = don't care





SPI Serial Programming Characteristics For characteristics of the SPI module, see "SPI Timing Characteristics" on page 241.

# **Electrical Characteristics**

Note: Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

# **Absolute Maximum Ratings\***

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on any Pin except $\ensuremath{\overline{RESET}}$ with respect to Ground0.5V to V_{CC}+0.5V
Voltage on RESET with respect to Ground0.5V to +13.0V
Maximum Operating Voltage 6.0V
DC Current per I/O Pin 40.0 mA
DC Current $V_{CC}$ and GND Pins 200.0 mA

\*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **DC Characteristics**

 $T_A = -40^{\circ}C$  to 85°C,  $V_{CC} = 2.7V$  to 5.5V (unless otherwise noted)

Symbol	Parameter	Condition	Min	Тур	Max	Units
V <sub>IL</sub>	Input Low Voltage	Except XTAL1 pin	-0.5		0.2 V <sub>CC</sub> <sup>(1)</sup>	V
V <sub>IL1</sub>	Input Low Voltage	XTAL1 pin, External Clock Selected	-0.5		0.1 V <sub>CC</sub> <sup>(1)</sup>	V
V <sub>IH</sub>	Input High Voltage	Except XTAL1 and RESET pins	0.6 V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	V
V <sub>IH1</sub>	Input High Voltage	XTAL1 pin, External Clock Selected	0.8 V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	V
V <sub>IH2</sub>	Input High Voltage	RESET pin	0.9 V <sub>CC</sub> <sup>(2)</sup>		V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage <sup>(3)</sup> (Ports A,B,C,D)	$I_{OL} = 20 \text{ mA}, V_{CC} = 5V$ $I_{OL} = 10 \text{ mA}, V_{CC} = 3V$			0.7 0.5	V V
V <sub>OH</sub>	Output High Voltage <sup>(4)</sup> (Ports A,B,C,D)	$I_{OH} = -20 \text{ mA}, V_{CC} = 5V$ $I_{OH} = -10 \text{ mA}, V_{CC} = 3V$	4.2 2.2			V V
I <sub>IL</sub>	Input Leakage Current I/O Pin	Vcc = 5.5V, pin low (absolute value)			1	μA
I <sub>IH</sub>	Input Leakage Current I/O Pin	Vcc = 5.5V, pin high (absolute value)			1	μA
R <sub>RST</sub>	Reset Pull-up Resistor		30		80	kΩ
R <sub>pu</sub>	I/O Pin Pull-up Resistor		20		50	kΩ





$T_{A} = -40^{\circ}C$ to 85°C.	$V_{CC} = 2.7V$ to 5.5V (	(unless otherwise noted)	(Continued)
· A · · · · · · · · · · · · · · · · · ·			(000.000)

Symbol	Parameter	Condition	Min	Тур	Max	Units
I <sub>CC</sub>	Power Supply Current	Active 4 MHz, V <sub>CC</sub> = 3V (ATmega8L)			5	mA
		Active 8 MHz, V <sub>CC</sub> = 5V (ATmega8)			15	mA
		Idle 4 MHz, V <sub>CC</sub> = 3V (ATmega8L)			2	mA
		Idle 8 MHz, V <sub>CC</sub> = 5V (ATmega8)			7	mA
	Power-down mode <sup>(5)</sup>	WDT enabled, $V_{CC} = 3V$			25	μA
		WDT disabled, $V_{CC} = 3V$			2	μA
V <sub>ACIO</sub>	Analog Comparator Input Offset Voltage	$V_{CC} = 5V$ $V_{in} = V_{CC}/2$			20	mV
I <sub>ACLK</sub>	Analog Comparator Input Leakage Current	$V_{CC} = 5V$ $V_{in} = V_{CC}/2$	-50		50	nA
t <sub>ACID</sub>	Analog Comparator Propagation Delay	$V_{CC} = 2.7V$ $V_{CC} = 4.0V$		750 500		ns

Notes: 1. "Max" means the highest value where the pin is guaranteed to be read as low

2. "Min" means the lowest value where the pin is guaranteed to be read as high

Although each I/O port can sink more than the test conditions (20mA at Vcc = 5V, 10mA at Vcc = 3V) under steady state conditions (non-transient), the following must be observed:

PDIP Package:

1] The sum of all IOL, for all ports, should not exceed 400 mA.

2] The sum of all IOL, for ports C0 - C5 should not exceed 200 mA.

3] The sum of all IOL, for ports B0 - B7, C6, D0 - D7 and XTAL2, should not exceed 100 mA.

TQFP and MLF Package:

1] The sum of all IOL, for all ports, should not exceed 400 mA.

2] The sum of all IOL, for ports C0 - C5, should not exceed 200 mA.

3] The sum of all IOL, for ports C6, D0 - D4, should not exceed 300 mA.

4] The sum of all IOL, for ports B0 - B7, D5 - D7, should not exceed 300 mA.

If IOL exceeds the test condition, VOL may exceed the related specification. Pins are not guaranteed to sink current greater than the listed test condition.

 Although each I/O port can source more than the test conditions (20mA at Vcc = 5V, 10mA at Vcc = 3V) under steady state conditions (non-transient), the following must be observed:

PDIP Package:

1] The sum of all IOH, for all ports, should not exceed 400 mA.

2] The sum of all IOH, for port C0 - C5, should not exceed 100 mA.

3] The sum of all IOH, for ports B0 - B7, C6, D0 - D7 and XTAL2, should not exceed 100 mA.

TQFP and MLF Package:

1] The sum of all IOH, for all ports, should not exceed 400 mA.

2] The sum of all IOH, for ports C0 - C5, should not exceed 200 mA.


3] The sum of all IOH, for ports C6, D0 - D4, should not exceed 300 mA.


4] The sum of all IOH, for ports B0 - B7, D5 - D7, should not exceed 300 mA.

If IOH exceeds the test condition, VOH may exceed the related specification. Pins are not guaranteed to source current greater than the listed test condition.

5. Minimum  $V_{CC}$  for Power-down is 2.5V.

# **External Clock Drive** Waveforms





# **External Clock Drive**

#### Table 99. External Clock Drive

		V <sub>CC</sub> = 2.7V to 5.5V		V <sub>CC</sub> = 4.5V to 5.5V		
Symbol	Parameter	Min	Max	Min	Max	Units
1/t <sub>CLCL</sub>	Oscillator Frequency	0	8	0	16	MHz
t <sub>CLCL</sub>	Clock Period	125		62.5		ns
t <sub>CHCX</sub>	High Time	50		25		ns
t <sub>CLCX</sub>	Low Time	50		25		ns
t <sub>CLCH</sub>	Rise Time		1.6		0.5	∝s
t <sub>CHCL</sub>	Fall Time		1.6		0.5	∝s
$\Delta t_{CLCL}$	Change in period from one clock cycle to the next		2		2	%

<b>R [k</b> Ω] <sup>(1)</sup>	C [pF]	<b>f</b> <sup>(2)</sup>
100	47	87 kHz
33	22	650 kHz
10	22	2.0 MHz

Notes: 1. R should be in the range  $3 k\Omega - 100 k\Omega$ , and C should be at least 20 pF. The C values given in the table includes pin capacitance. This will vary with package type.The frequency will vary with package type and board layout.





# **Two-wire Serial Interface Characteristics**

Table 101 describes the requirements for devices connected to the Two-wire Serial Bus. The ATmega8 Two-wire Serial Interface meets or exceeds these requirements under the noted conditions.

Timing symbols refer to Figure 115.

Table 101.	Two-wire Serial Bus Requirements
------------	----------------------------------

Symbol	Parameter	Condition	Min	Max	Units
V <sub>IL</sub>	Input Low-voltage		-0.5	0.3 V <sub>CC</sub>	V
V <sub>IH</sub>	Input High-voltage		0.7 V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
V <sub>hys</sub> <sup>(1)</sup>	Hysteresis of Schmitt Trigger Inputs		0.05 V <sub>CC</sub> <sup>(2)</sup>	_	V
V <sub>OL</sub> <sup>(1)</sup>	Output Low-voltage	3 mA sink current	0	0.4	V
t <sub>r</sub> <sup>(1)</sup>	Rise Time for both SDA and SCL		$20 + 0.1C_{b}^{(3)(2)}$	300	ns
t <sub>of</sub> <sup>(1)</sup>	Output Fall Time from V <sub>IHmin</sub> to V <sub>ILmax</sub>	10 pF < C <sub>b</sub> < 400 pF <sup>(3)</sup>	$20 + 0.1C_{b}^{(3)(2)}$	250	ns
t <sub>SP</sub> <sup>(1)</sup>	Spikes Suppressed by Input Filter		0	50 <sup>(2)</sup>	ns
li	Input Current each I/O Pin	$0.1V_{CC} < V_i < 0.9V_{CC}$	-10	10	μA
C <sub>i</sub> <sup>(1)</sup>	Capacitance for each I/O Pin		_	10	pF
f <sub>SCL</sub>	SCL Clock Frequency	$f_{CK}^{(4)} > max(16f_{SCL}, 250kHz)^{(5)}$	0	400	kHz
		f <sub>SCL</sub> ≤ 100 kHz	$\frac{V_{CC} - 0.4V}{3\text{mA}}$	$\frac{1000 \text{ns}}{C_b}$	Ω
Rp	Value of Pull-up resistor	f <sub>SCL</sub> > 100 kHz	$\frac{V_{CC} - 0.4V}{3\text{mA}}$	$\frac{300 \text{ns}}{C_b}$	Ω
		f <sub>SCL</sub> ≤ 100 kHz	4.0	_	μs
t <sub>HD;STA</sub>	Hold Time (repeated) START Condition	f <sub>SCL</sub> > 100 kHz	0.6	_	μs
		$f_{SCL} \le 100 \text{ kHz}^{(6)}$	4.7	_	μs
t <sub>LOW</sub>	Low Period of the SCL Clock	f <sub>SCL</sub> > 100 kHz <sup>(7)</sup>	1.3	_	μs
	List assist of the OOL stack	f <sub>SCL</sub> ≤ 100 kHz	4.0	_	μs
t <sub>HIGH</sub>	High period of the SCL clock	f <sub>SCL</sub> > 100 kHz	0.6	_	μs
		f <sub>SCL</sub> ≤ 100 kHz	4.7	_	μs
t <sub>SU;STA</sub>	Set-up time for a repeated START condition	f <sub>SCL</sub> > 100 kHz	0.6	_	μs
	Data hald firm	f <sub>SCL</sub> ≤ 100 kHz	0	3.45	μs
t <sub>HD;DAT</sub>	Data hold time	f <sub>SCL</sub> > 100 kHz	0	0.9	μs
		f <sub>SCL</sub> ≤ 100 kHz	250	_	ns
t <sub>SU;DAT</sub>	Data setup time	f <sub>SCL</sub> > 100 kHz	100	_	ns
	Satur time for STOP can differ	f <sub>SCL</sub> ≤ 100 kHz	4.0	_	μs
t <sub>SU;STO</sub>	Setup time for STOP condition	f <sub>SCL</sub> > 100 kHz	0.6	_	μs
	Bus free time between a STOP and START	f <sub>SCL</sub> ≤ 100 kHz	4.7	_	μs
t <sub>BUF</sub>	condition	f <sub>SCL</sub> > 100 kHz	1.3	_	μs


Notes: 1. In ATmega8, this parameter is characterized and not 100% tested.

2. Required only for  $f_{SCL} > 100 \text{ kHz}$ . 3.  $C_b$  = capacitance of one bus line in pF.

4. f<sub>CK</sub> = CPU clock frequency

- This requirement applies to all ATmega8 Two-wire Serial Interface operation. Other devices connected to the Two-wire Serial Bus need only obey the general f<sub>SCL</sub> requirement.
- The actual low period generated by the ATmega8 Two-wire Serial Interface is (1/f<sub>SCL</sub> 2/f<sub>CK</sub>), thus f<sub>CK</sub> must be greater than 6 MHz for the low time requirement to be strictly met at f<sub>SCL</sub> = 100 kHz.
- 7. The actual low period generated by the ATmega8 Two-wire Serial Interface is  $(1/f_{SCL} 2/f_{CK})$ , thus the low time requirement will not be strictly met for  $f_{SCL} > 308$  kHz when  $f_{CK} = 8$  MHz. Still, ATmega8 devices connected to the bus may communicate at full speed (400 kHz) with other ATmega8 devices, as well as any other device with a proper  $t_{LOW}$  acceptance margin.





See Figure 116 and Figure 117 for details.

## SPI Timing Characteristics

#### Table 102. SPI Timing Parameters

	Description	Mode	Min	Тур	Max	
1	SCK period	Master		See Table 50		
2	SCK high/low	Master		50% duty cycle		
3	Rise/Fall time	Master		3.6		
4	Setup	Master		10		
5	Hold	Master		10		
6	Out to SCK	Master		0.5 • t <sub>SCK</sub>		
7	SCK to out	Master		10		
8	SCK to out high	Master		10		
9	SS low to out	Slave		15		-
10	SCK period	Slave	4 ∙ t <sub>ck</sub>			ns
11	SCK high/low <sup>(1)</sup>	Slave	2 • t <sub>ck</sub>			
12	Rise/Fall time	Slave			1.6	
13	Setup	Slave	10			
14	Hold	Slave	10			
15	SCK to out	Slave		15		
16	SCK to SS high	Slave	20			
17	SS high to tri-state	Slave		10		
18	SS low to SCK	Salve	2 • t <sub>ck</sub>			

Note: 1. In SPI Programming mode the minimum SCK high/low period is:

-  $2t_{CLCL}$  for  $f_{CK} < 12$  MHz

-  $3t_{CLCL}$  for  $f_{CK} > 12$  MHz











Figure 117. SPI interface timing requirements (Slave Mode)



# **ADC Characteristics**

Table 103. ADC Characterist	ics
-----------------------------	-----


Symbol	Parameter	Condition	Min <sup>(1)</sup>	<b>Typ</b> <sup>(1)</sup>	Max <sup>(1)</sup>	Units
	Resolution	Single Ended Conversion		10		Bits
	Absolute accuracy (Including INL, DNL, Quantization Error, Gain, and Offset Error)	Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 200 kHz		1.75		LSB
		Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 1 MHz		3		LSB
	Integral Non-linearity (INL)	Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 200 kHz		0.75		LSB
	Differential Non-linearity (DNL)	Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 200 kHz		0.5		LSB
	Gain Error	Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 200 kHz		1		LSB
	Offset Error	Single Ended Conversion $V_{REF} = 4V, V_{CC} = 4V$ ADC clock = 200 kHz		1		LSB
	Conversion Time	Free Running Conversion				μs
	Clock Frequency		50		1000	kHz
AVCC	Analog Supply Voltage		V <sub>CC</sub> - 0.3 <sup>(2)</sup>		V <sub>CC</sub> + 0.3 <sup>(3)</sup>	V
V <sub>REF</sub>	Reference Voltage		2.0		AVCC	V
V <sub>IN</sub>	Input voltage		GND		V <sub>REF</sub>	V
	Input bandwidth			38.5		kHz
V <sub>INT</sub>	Internal Voltage Reference		2.3	2.56	2.7	V
R <sub>REF</sub>	Reference Input Resistance			32		kΩ
R <sub>AIN</sub>	Analog Input Resistance		55	100		MΩ

Notes:1.Values are guidelines only.2.Minimum for AV<sub>CC</sub> is 2.7V.3.Maximum for AV<sub>CC</sub> is 5.5V.





ATmega8 Typical Characteristics	The following charts show typical behavior. These figures are not tested during manufacturing. All current consumption measurements are performed with all I/O pins configured as inputs and with internal pull-ups enabled. A sine wave generator with Rail-to-Rail output is used as clock source.
	The power consumption in Power-down mode is independent of clock selection.
	The current consumption is a function of several factors such as: operating voltage, operating frequency, loading of I/O pins, switching rate of I/O pins, code executed and ambient temperature. The dominating factors are operating voltage and frequency.
	The current drawn from capacitive loaded pins may be estimated (for one pin) as $C_L^*V_{CC}^*f$ where $C_L^*=$ load capacitance, $V_{CC}^*=$ operating voltage and f = average switching frequency of I/O pin.
	The parts are characterized at frequencies higher than test limits. Parts are not guaran- teed to function properly at frequencies higher than the ordering code indicates.
	The difference between current consumption in Power-down mode with Watchdog Timer enabled and Power-down mode with Watchdog Timer disabled represents the differential current drawn by the Watchdog Timer.
Active Supply Current	Figure 118. Active Supply Current vs. Frequency (0.1 - 1.0 MHz)









Figure 119. Active Supply Current vs. Frequency (1 - 20 MHz)















Figure 122. Active Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 2 MHz)








Figure 123. Active Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 1 MHz)







#### **Idle Supply Current**

Figure 125. Idle Supply Current vs. Frequency (0.1 - 1.0 MHz)





Figure 126. Idle Supply Current vs. Frequency (1 - 20 MHz)









Figure 127. Idle Supply Current vs. V<sub>CC</sub> (Internal RC Oscillator, 8 MHz)















Figure 130. Idle Supply Current vs.  $V_{CC}$  (Internal RC Oscillator, 1 MHz)







Figure 131. Idle Supply Current vs.  $V_{CC}$  (32 kHz External Oscillator)





Figure 132. Power-down Supply Current vs.  $V_{CC}$  (Watchdog Timer Disabled)












**Power-save Supply Current** 

Figure 134. Power-save Supply Current vs.  $V_{CC}$  (Watchdog Timer Disabled)



#### Standby Supply Current

Figure 135. Standby Supply Current vs.  $V_{CC}$  (455 kHz Resonator, Watchdog Timer Disabled)




Figure 136. Standby Supply Current vs.  $V_{CC}$  (1 MHz Resonator, Watchdog Timer Disabled)










Figure 137. Standby Supply Current vs.  $V_{CC}$  (2 MHz Resonator, Watchdog Timer Disabled)










Figure 139. Standby Supply Current vs.  $V_{CC}$  (4 MHz Resonator, Watchdog Timer Disabled)















Figure 141. Standby Supply Current vs.  $V_{CC}$  (6 MHz Resonator, Watchdog Timer Disabled)








#### Pin Pull-up

```
Figure 143. I/O Pin Pull-up Resistor Current vs. Input Voltage (V_{CC} = 5V)
```















Figure 145. Reset Pull-up Resistor Current vs. Reset Pin Voltage (V<sub>CC</sub> = 5V)







RESET PULL-UP RESISTOR CURRENT vs. RESET PIN VOLTAGE

#### **Pin Driver Strength**

Figure 147. I/O Pin Source Current vs. Output Voltage ( $V_{CC} = 5V$ )




Figure 148. I/O Pin Source Current vs. Output Voltage (V<sub>CC</sub> = 2.7V)








Figure 149. I/O Pin Sink Current vs. Output Voltage ( $V_{CC} = 5V$ )




Figure 150. I/O Pin Sink Current vs. Output Voltage ( $V_{CC}$  = 2.7V)




Figure 151. Reset Pin as I/O – Pin Source Current vs. Output Voltage (V<sub>CC</sub> = 5V)





Figure 152. Reset Pin as I/O – Pin Source Current vs. Output Voltage ( $V_{CC}$  = 2.7V)



RESET PIN AS I/O - SOURCE CURRENT vs. OUTPUT VOLTAGE





Figure 153. Reset Pin as I/O – Pin Sink Current vs. Output Voltage ( $V_{CC} = 5V$ )






Figure 154. Reset Pin as I/O – Pin Sink Current vs. Output Voltage ( $V_{CC}$  = 2.7V)




<sup>262</sup> ATmega8(L)

Pin Thresholds and Hysteresis

Figure 155. I/O Pin Input Threshold Voltage vs.  $V_{CC}$  (V<sub>IH</sub>, I/O Pin Read as "1")












Figure 157. I/O Pin Input Hysteresis vs.  $V_{CC}$ 




Figure 158. Reset Pin as I/O – Input Threshold Voltage vs.  $V_{CC}$  ( $V_{IH}$ , I/O Pin Read as "1")




Figure 159. Reset Pin as I/O – Input Threshold Voltage vs.  $V_{CC}$  (V $_{\rm IL}$ , I/O Pin Read as "0")





Figure 160. Reset Pin as I/O – Pin Hysteresis vs.  $V_{CC}$ 






























# Bod Thresholds and Analog Comparator Offset


Figure 164. BOD Thresholds vs. Temperature (BOD Level is 4.0V)
















Figure 167. Analog Comparator Offset Voltage vs. Common Mode Voltage ( $V_{CC} = 5V$ )



**Figure 168.** Analog Comparator Offset Voltage vs. Common Mode Voltage ( $V_{CC} = 2.7V$ )










#### Internal Oscillator Speed

Figure 169. Watchdog Oscillator Frequency vs.  $V_{CC}$ 




WATCHDOG OSCILLATOR FREQUENCY vs. V<sub>CC</sub>







CALIBRATED 8MHz RC OSCILLATOR FREQUENCY vs. TEMPERATURE





CALIBRATED 8MHz RC OSCILLATOR FREQUENCY vs.  $\rm V_{\rm CC}$ 






CALIBRATED 8MHz RC OSCILLATOR FREQUENCY vs. OSCCAL VALUE






#### Figure 173. Calibrated 4 MHz RC Oscillator Frequency vs. Temperature





CALIBRATED 4MHz RC OSCILLATOR FREQUENCY vs. TEMPERATURE

Figure 174. Calibrated 4 MHz RC Oscillator Frequency vs.  $V_{CC}$ 





CALIBRATED 4MHz RC OSCILLATOR FREQUENCY vs.  $\rm V_{CC}$ 





CALIBRATED 4MHz RC OSCILLATOR FREQUENCY vs. OSCCAL VALUE






CALIBRATED 2MHz RC OSCILLATOR FREQUENCY vs. TEMPERATURE







Figure 177. Calibrated 2 MHz RC Oscillator Frequency vs.  $V_{CC}$ 



CALIBRATED 2MHz RC OSCILLATOR FREQUENCY vs. V<sub>CC</sub>





CALIBRATED 2MHz RC OSCILLATOR FREQUENCY vs. OSCCAL VALUE





Figure 179. Calibrated 1 MHz RC Oscillator Frequency vs. Temperature






CALIBRATED 1MHz RC OSCILLATOR FREQUENCY vs.  $\mathrm{V}_{\mathrm{CC}}$ 






### Figure 181. Calibrated 1 MHz RC Oscillator Frequency vs. Osccal Value




CALIBRATED 1MHz RC OSCILLATOR FREQUENCY vs. OSCCAL VALUE



#### Current Consumption of Peripheral Units



BROWN-OUT DETECTOR CURRENT vs. V<sub>CC</sub>








Figure 184. AREF External Reference Current vs.  $V_{CC}$ 




AREF EXTERNAL REFERENCE CURRENT vs.  $\rm V_{CC}$ 






















ANALOG COMPARATOR CURRENT vs. V<sub>CC</sub>






PROGRAMMING CURRENT vs.  $V_{\text{CC}}$ 








# Current Consumption in Reset and Reset Pulsewidth


Figure 189. Reset Supply Current vs.  $V_{CC}$  (0.1 - 1.0 MHz, Excluding Current Through The Reset Pull-up)











RESET PULSE WIDTH vs.  $V_{CC}$ 



# 

### **Register Summary**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x3F (0x5F)	SREG		т	н	S	V	N	Z	С	9
0x3E (0x5E)	SPH	1		_	5	_	SP10	SP9	SP8	11
0x3D (0x5D)	SPL	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	11
0x3C (0x5C)	Reserved	5-7	3F0	SF 3	3F4	5F3	JF2	JF I	3F0	11
	GICR	INIT4	INITO		1	1	1		11/05	47.05
0x3B (0x5B)		INT1	INT0	-	-	-	-	IVSEL	IVCE	47, 65
0x3A (0x5A)	GIFR	INTF1	INTF0	-	-	-	-	-	-	66
0x39 (0x59)	TIMSK	OCIE2	TOIE2	TICIE1	OCIE1A	OCIE1B	TOIE1	-	TOIE0	70, 100, 120
0x38 (0x58)	TIFR	OCF2	TOV2	ICF1	OCF1A	OCF1B	TOV1	-	TOV0	71, 101, 120
0x37 (0x57)	SPMCR	SPMIE	RWWSB	-	RWWSRE	BLBSET	PGWRT	PGERS	SPMEN	210
0x36 (0x56)	TWCR	TWINT	TWEA	TWSTA	TWSTO	TWWC	TWEN	-	TWIE	168
0x35 (0x55)	MCUCR	SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00	31, 64
0x34 (0x54)	MCUCSR	-	-	-	-	WDRF	BORF	EXTRF	PORF	39
0x33 (0x53)	TCCR0	-	-	-	-	-	CS02	CS01	CS00	70
0x32 (0x52)	TCNT0				Timer/Cou	nter0 (8 Bits)				70
0x31 (0x51)	OSCCAL				Oscillator Cal	ibration Register				29
0x30 (0x50)	SFIOR	_	-	-	-	ACME	PUD	PSR2	PSR10	56, 73, 121, 190
0x2F (0x4F)	TCCR1A	COM1A1	COM1A0	COM1B1	COM1B0	FOC1A	FOC1B	WGM11	WGM10	95
0x2E (0x4E)	TCCR1B	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	98
0x2D (0x4D)	TCNT1H			Time	er/Counter1 - Co	unter Register Hiç	gh byte			99
0x2C (0x4C)	TCNT1L			Tim	er/Counter1 – Co	unter Register Lo	w byte			99
0x2B (0x4B)	OCR1AH			Timer/Co	unter1 – Output C	compare Register	A High byte			99
0x2A (0x4A)	OCR1AL			Timer/Co	unter1 – Output 0	Compare Register	A Low byte			99
0x29 (0x49)	OCR1BH					compare Register				99
0x28 (0x48)	OCR1BL			Timer/Co	unter1 – Output 0	Compare Register	B Low byte			99
0x27 (0x47)	ICR1H			Timer/0	Counter1 - Input	Capture Register	High byte			100
0x26 (0x46)	ICR1L				1	Capture Register	0 )			100
0x25 (0x45)	TCCR2	FOC2	WGM20	COM21	COM20	WGM21	CS22	CS21	CS20	115
0x24 (0x44)	TCNT2					nter2 (8 Bits)				117
0x23 (0x43)	OCR2			Tir		tput Compare Re	aister			117
0x22 (0x42)	ASSR	_	_	_	_	AS2	TCN2UB	OCR2UB	TCR2UB	117
0x21 (0x41)	WDTCR	_	_	_	WDCE	WDE	WDP2	WDP1	WDP0	41
	UBRRH	URSEL	_	_	-			R[11:8]		155
0x20 <sup>(1)</sup> (0x40) <sup>(1)</sup>	UCSRC	URSEL	UMSEL	UPM1	UPM0	USBS	UCSZ1	UCSZ0	UCPOL	153
0x1F (0x3F)	EEARH	ONGEL	ONICLE	01111		0020	00021	00020	EEAR8	18
0x1E (0x3E)	EEARL	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEARO	18
0x1D (0x3D)	EEDR	LLAN	LEARO	LEARS			LLANZ	LLAN	LLARU	18
	EECR					Data Register			FEDE	
0x1C (0x3C)		-	-	-	-	EERIE	EEMWE	EEWE	EERE	18
0x1B (0x3B)	Reserved									
0x1A (0x3A)	Reserved									
0x19 (0x39)	Reserved									
0x18 (0x38)	PORTB	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTB0	63
0x17 (0x37)	DDRB	DDB7	DDB6	DDB5	DDB4	DDB3	DDB2	DDB1	DDB0	63
0x16 (0x36)	PINB	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINB0	63
0x15 (0x35)	PORTC	_	PORTC6	PORTC5	PORTC4	PORTC3	PORTC2	PORTC1	PORTC0	63
0x14 (0x34)	DDRC	-	DDC6	DDC5	DDC4	DDC3	DDC2	DDC1	DDC0	63
0x13 (0x33)	PINC	-	PINC6	PINC5	PINC4	PINC3	PINC2	PINC1	PINC0	63
0x12 (0x32)	PORTD	PORTD7	PORTD6	PORTD5	PORTD4	PORTD3	PORTD2	PORTD1	PORTD0	63
0x11 (0x31)	DDRD	DDD7	DDD6	DDD5	DDD4	DDD3	DDD2	DDD1	DDD0	63
0x10 (0x30)	PIND	PIND7	PIND6	PIND5	PIND4	PIND3	PIND2	PIND1	PIND0	63
0x0F (0x2F)	SPDR				SPI Da	ta Register				128
0x0E (0x2E)	SPSR	SPIF	WCOL	-	-	-	-	-	SPI2X	128
0x0D (0x2D)	SPCR	SPIE	SPE	DORD	MSTR	CPOL	CPHA	SPR1	SPR0	126
0x0C (0x2C)	UDR				USART I/O	Data Register				150
0x0B (0x2B)	UCSRA	RXC	TXC	UDRE	FE	DOR	PE	U2X	MPCM	151
0x0A (0x2A)	UCSRB	RXCIE	TXCIE	UDRIE	RXEN	TXEN	UCSZ2	RXB8	TXB8	152
0x09 (0x29)	UBRRL					te Register Low b				155
0x08 (0x28)	ACSR	ACD	ACBG	ACO	ACI	ACIE	ACIC	ACIS1	ACIS0	191
0x07 (0x27)	ADMUX	REFS1	REFS0	ADLAR	-	MUX3	MUX2	MUX1	MUX0	202
0x06 (0x26)	ADCSRA	ADEN	ADSC	ADFR	ADIF	ADIE	ADPS2	ADPS1	ADPS0	202
0x05 (0x25)	ADCCH					egister High byte				204
0x04 (0x24)	ADCL					egister Low byte				205
0x04 (0x24) 0x03 (0x23)	TWDR			т		terface Data Regi	stor			170
		TWAS	TW/45	1	1		1	Τ\//ΔΟ	TWOOF	
0x02 (0x22)	TWAR	TWA6	TWA5	TWA4	TWA3	TWA2	TWA1	TWA0	TWGCE	170

### **Register Summary (Continued)**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Page
0x01 (0x21)	TWSR	TWS7	TWS6	TWS5	TWS4	TWS3	_	TWPS1	TWPS0	170
0x00 (0x20)	TWBR		Two-wire Serial Interface Bit Rate Register					168		

Notes: 1. Refer to the USART description for details on how to access UBRRH and UCSRC.

2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

3. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.





Mnemonics	Operands	Description	Operation	Flags	#Clocks
ARITHMETIC AND	LOGIC INSTRUCTION	l S			
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \gets Rd + Rr + C$	Z,C,N,V,H	1
ADIW	Rdl,K	Add Immediate to Word	$Rdh{:}Rdl \gets Rdh{:}Rdl + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \gets Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \gets Rd \text{-} K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \gets Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \gets Rd - K - C$	Z,C,N,V,H	1
SBIW	Rdl,K	Subtract Immediate from Word	$Rdh:Rdl \leftarrow Rdh:Rdl - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \bullet Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \gets Rd \bullet K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \lor Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \lor K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \gets Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow 0x00 - Rd$	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \lor K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (0xFF - K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \gets Rd \bullet Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd  \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd x Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
BRANCH INSTRUC	TIONS				1
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	1	4
CPSE	Rd,Rr	Compare, Skip if Equal	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd,Rr	Compare	Rd – Rr	Z, N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	Rd – Rr – C	Z, N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	Rd – K	Z, N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b)=0) PC $\leftarrow$ PC + 2 or 3	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	if (Rr(b)=1) PC $\leftarrow$ PC + 2 or 3	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	if (P(b)=0) PC $\leftarrow$ PC + 2 or 3	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	if (P(b)=1) PC $\leftarrow$ PC + 2 or 3	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	if $(SREG(s) = 1)$ then $PC \leftarrow PC+k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	if $(SREG(s) = 0)$ then $PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	if (Z = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRNE	k	Branch if Not Equal	if $(Z = 0)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRCS	k	Branch if Carry Set	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRLO	k	Branch if Lower	if (C = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRMI	k	Branch if Minus	if (N = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRPL	k	Branch if Plus	if (N = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	if $(N \oplus V= 0)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRLT	k .	Branch if Less Than Zero, Signed	if $(N \oplus V=1)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
BRTS	k .	Branch if T Flag Set	if (T = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRTC	k	Branch if T Flag Cleared	if $(T = 0)$ then PC $\leftarrow$ PC + k + 1	None	1/2
BRVS	k .	Branch if Overflow Flag is Set	if (V = 1) then PC $\leftarrow$ PC + k + 1	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC $\leftarrow$ PC + k + 1	None	1/2
Mnemonics	Operands	Description	Operation	Flags	#Clocks

### Instruction Set Summary



### Instruction Set Summary (Continued)

DATA TRANSFER NUMBER         None         None<	DATABATER DEVENUESDAVIANR4 APMore Basen RegionR6 = APR0NoneMOVMR4 APLocal InfractionR01 APR01 APNoneLDR4 XLocal InfractionR01 APR01 APNoneLDR4 XLocal InfractionR01 - COX APNoneLDR4 XLocal InfractionR01 - COX APNoneLDR0 X-Local InfractionR01 - COX APNoneLDR0 X-Local Infraction ProductR01 - COX APNon	1 / 2
MOVRd, Rd, Noe Sorg kagen VordRd - Rd -	MOVRe RrMove anomalogies and particular set of the se	1/2
MOWSal, R1Cog/s Regine YordMor. Mor. Mor. Mor. Mor. Mor. Mor. Mor.	MOWRe RtCocy Jagraw WordRel +Rel RtNoneLDRe KLoad IntroduceRel + KNoneLDRe XLoad IndiretRel - (X, X - X)NoneLDRe XLoad Indiret and Pacheto.Rel - (X, X - X)NoneLDRe XLoad Indiret and Pacheto.Rel - (X, X - X)NoneLDRe XLoad Indiret and Pacheto.Rel - (X) - X - Y - 1NoneLDRe XLoad Indiret and Pacheto.Rel - (X) - X - Y - 1NoneLDRe XLoad Indiret and Pacheto.Rel - (Y - 1)NoneLDRe XLoad Indiret and Pacheto.Rel - (Y - q)NoneLDRe XLoad Indiret and Pacheto.Rel - (Y - q)NoneLDRe XLoad Indiret and Pacheto.Rel - (Z - Z)NoneLDRe XLoad Indiret and Pacheto.Z - Z - 1. Rel - (Z)NoneLDRe XLoad Indiret and Pacheto.Z - Z - 1. Rel - (Z)NoneLDRe XLoad Indiret and Pacheto.Z - Z - 1. Rel - (Z)NoneLDRe XLoad Indiret and Pacheto.Z - Z - 1. Rel - (Z)NoneLDRe XLoad Indiret and Pacheto.Z - Z - 1. Rel - (Z)NoneLDRe XLoad Indiret and Pacheto.Z - Z - 1. Rel - (Z)NoneLDRe XLoad Indiret and Pacheto.Z - Z - 1. Rel - (Z)NoneSTX, RrStore Indiret and Pacheto.Z - Z - 1. Rel - (Z)NoneSTX, RrStore Indiret and Pach	
LDL         85, K         Load Individ         81 - K         None         1           LD         84, X         Load Individ         81 - (C), X + X + 1         None         2           LD         84, X         Load Individ Information         84 - (C), X + X + 1         None         2           LD         84, X         Load Individ Information         84 - (C), X + X + 1         None         2           LD         84, Y         Load Individ Information Problem         84 - (C), X + Y + 1         None         2           LD         84, Y         Load Individ Information Problem         84 - (C), X + Y + 1         None         2           LD         84, Z         Load Individ Information Problem         84 - (C), X + 14         None         2           LD         84, Z         Load Individ Information         84 - (C), X + 14         None         2           LD         84, Z         Load Individ Information         84 - (C), X + 14         None         2           LD         84, Z         Load Individ Information         84 - (C), X + 14         None         2           LD         84, Z         Load Individ Information         84 - (C), X + 14         None         2           LD         84, Z         Load	Lint         R.4.         Load Indication         R.4 - K         Nome           LD         R.4.X         Load Indication Prochen.         R.4 - (0, X, x + 1         Nome           LD         R.4.X         Load Indication Prochen.         X + X + 1, R4 - (0, 0)         Nome           LD         R.4.X         Load Indication Prochen.         X + X + 1, R4 - (0, 1)         Nome           LD         R.4.Y         Load Indication Prochen.         X + X + 1, R4 - (0, 1)         Nome           LD         R.4.Y         Load Indication Prochen.         X + X + 1, R4 - (0, 1)         Nome           LD         R.4.Y         Load Indication Prochen.         R4 - (2, 2, -2, 2, 1, R4 - (2)         Nome           LD         R.4.Z         Load Indication Prochen.         R4 - (2, 2, -2, 2, 1, R4 - (2)         Nome           LD         R.4.Z         Load Indication Prochen.         R4 - (2, 2, -2, 2, 1, R4 - (2)         Nome           LD         R.4.Z         Load Indication Prochen.         R4 - (2, 2, -2, 2, 1, R4 - (2)         Nome           LD         R.4.Z         Load Indication Prochen.         R4 - (2, 2, -2, 2, 1, R4 - (2)         Nome           LD         R.4.Z         Load Indication Prochen.         R4 - (2, 1, -2, 1, R4 - (2)         Nome           ST	1
LD84,XLoss index and motion.84 - (C),X + XNone2LD84,XLoss index and motion.84 - (C),X + XNone2LD84,YLoss index and motion.84 - (C),X + YNone2LD84,YLoss index and motion.84 - (C),X + YNone2LD84,ZLoss index and motion.70 - 87None2LD84,XLoss index and motion.84 - (C),X + YNone2STX,RStere index and motion.70 - 87None2STX,RStere index and motion.71 - 87None2STX,RStere index and motion.71 - 91 - 87None2 <td>LD     R4.×     Load Indexes and Position.     R4 = (0, X = X + 1).     Norre       LD     R4.×     Load Indexes and Position.     X = √X + 1, Hα = (0)     Norre       LD     R4.×     Load Indexes and Position.     Kd = (0, Y = V + 1).     Norre       LD     R4.v     Load Indexes and Position.     Rd = (0, Y = V + 1).     Norre       LD     R4.v     Load Indexes and Position.     Rd = (0, Y = V + 1).     Norre       LD     R4.v     Load Indexes and Position.     Rd = (2, 1).     Norre       LD     R4.2     Load Indexes and Position.     Rd = (2, 1).     Norre       LD     R4.2     Load Indexes and Position.     Rd = (2, 1).     Norre       LD     R4.2     Load Indexes and Position.     Rd = (2, 1).     Norre       LD     R6.2     Load Indexes and Position.     Rd = (2, 1).     Norre       LD     R6.4     Load Indexes and Position.     Rd = (1).     Norre       LD     R6.4     Load Indexes and Position.     Rd = (1).     Norre       LD     Load Indexes and Position.     Rd = (1, 1).     Norre       LD     R6.4     Load Indexes and Position.     Rd = (2, 1).     Norre       LD     R6.4     Load Indexes and Position.     Rd = (2, 1).     Norre       SD</td> <td>1</td>	LD     R4.×     Load Indexes and Position.     R4 = (0, X = X + 1).     Norre       LD     R4.×     Load Indexes and Position.     X = √X + 1, Hα = (0)     Norre       LD     R4.×     Load Indexes and Position.     Kd = (0, Y = V + 1).     Norre       LD     R4.v     Load Indexes and Position.     Rd = (0, Y = V + 1).     Norre       LD     R4.v     Load Indexes and Position.     Rd = (0, Y = V + 1).     Norre       LD     R4.v     Load Indexes and Position.     Rd = (2, 1).     Norre       LD     R4.2     Load Indexes and Position.     Rd = (2, 1).     Norre       LD     R4.2     Load Indexes and Position.     Rd = (2, 1).     Norre       LD     R4.2     Load Indexes and Position.     Rd = (2, 1).     Norre       LD     R6.2     Load Indexes and Position.     Rd = (2, 1).     Norre       LD     R6.4     Load Indexes and Position.     Rd = (1).     Norre       LD     R6.4     Load Indexes and Position.     Rd = (1).     Norre       LD     Load Indexes and Position.     Rd = (1, 1).     Norre       LD     R6.4     Load Indexes and Position.     Rd = (2, 1).     Norre       LD     R6.4     Load Indexes and Position.     Rd = (2, 1).     Norre       SD	1
LD         Rd, X         Load index and pread-bac.         Rd - X, X - 1, Ad - (X)         None         2           LD         Rd, X         Load index and Pread-bac.         Rd - (Y) - V + 1         None         2           LD         Rd, Y         Load index and Pread-bac.         Rd - (Y) - V + 1         None         2           LD         Rd, Y         Load index and Pread-bac.         Y - Y, 1, Rd - (Y)         None         2           LD         Rd, Y         Load index and Pread-bac.         Y - Y, 1, Rd - (Y)         None         2           LD         Rd, Z         Load index and Pread-bac.         Rd - (Z)         None         2           LD         Rd, Z-         Load index and Pread-bac.         Z - Z, 1, Rd - (Z)         None         2           LD         Rd, Z-         Load index and Pread-bac.         Z - Z, 1, Rd - (Z)         None         2           LD         Rd, Z-         Load index and Pread-bac.         Z - Z, 1, Rd - (Z)         None         2           LD         Rd, Z-         Load index and Pread-bac.         Z - Z, 1, Rd - (Z)         None         2           LD         None         None         None         None         2           LD         None         None <t< td=""><td>LDRd X. ALoad Indired on Pro-PooName A: A. X. 1, Rd - (X)NomeLDRd Y. ALoad Indired and Pro-PooName A: A. Y. 1, Rd - (X)NomeLDRd Y. ALoad Indired and Pro-PooRd - (Y), Y. Y + 1NomeLDRd Y. ALoad Indired and Pro-PooY. 4. Y. 1, Rd - (Y)NomeLDRd Y. ALoad Indired and Pro-PooY. 4. Y. 1, Rd - (Y)NomeLDRd Y. ALoad Indired Indired and Pro-PooNomeNomeLDRd Z. Load Indired and Pro-PooRd - (Z)NomeLDRd Z. Load Indired and Pro-PooZ - Z-1, Rd - (Z)NomeLDRd Z. Load Indired and Pro-PooZ - Z-1, Rd - (Z)NomeLDRd Z. Load Indired and Pro-PooZ - Z - 1, Rd - (Z)NomeLDRd Z. Load Indired and Pro-PooZ - Z - 1, Rd - (Z)NomeLDRd Z. Load Indired and Pro-PooZ - Z - 1, Rd - (Z)NomeLDRd Z. Load Indired and Pro-PooZ - X - 1, Z - 2, PNomeSTX, RrStore Infract and PooLX - X - 1, Z - RTNomeSTY, RrStore Infract and PooLY - Y - 1, Y - Y - Y - 1, N - NomeNomeSTY, RrStore Infract and PooLY - Y - 1, Y - Y - Y - 1, N - NomeNomeSTY, RrStore Infract and PooLY - Y - 1, Y - Y - Y - 1, N - NomeNomeSTY, RrStore Infract and PooLY - Y - Y - 1, Y - Y - Y - 1, N - NomeNomeSTY, RrStore Infract and PooLY - Y - Y - 1, Y - Y - Y - 1, N</td><td>1</td></t<>	LDRd X. ALoad Indired on Pro-PooName A: A. X. 1, Rd - (X)NomeLDRd Y. ALoad Indired and Pro-PooName A: A. Y. 1, Rd - (X)NomeLDRd Y. ALoad Indired and Pro-PooRd - (Y), Y. Y + 1NomeLDRd Y. ALoad Indired and Pro-PooY. 4. Y. 1, Rd - (Y)NomeLDRd Y. ALoad Indired and Pro-PooY. 4. Y. 1, Rd - (Y)NomeLDRd Y. ALoad Indired Indired and Pro-PooNomeNomeLDRd Z. Load Indired and Pro-PooRd - (Z)NomeLDRd Z. Load Indired and Pro-PooZ - Z-1, Rd - (Z)NomeLDRd Z. Load Indired and Pro-PooZ - Z-1, Rd - (Z)NomeLDRd Z. Load Indired and Pro-PooZ - Z - 1, Rd - (Z)NomeLDRd Z. Load Indired and Pro-PooZ - Z - 1, Rd - (Z)NomeLDRd Z. Load Indired and Pro-PooZ - Z - 1, Rd - (Z)NomeLDRd Z. Load Indired and Pro-PooZ - X - 1, Z - 2, PNomeSTX, RrStore Infract and PooLX - X - 1, Z - RTNomeSTY, RrStore Infract and PooLY - Y - 1, Y - Y - Y - 1, N - NomeNomeSTY, RrStore Infract and PooLY - Y - 1, Y - Y - Y - 1, N - NomeNomeSTY, RrStore Infract and PooLY - Y - 1, Y - Y - Y - 1, N - NomeNomeSTY, RrStore Infract and PooLY - Y - Y - 1, Y - Y - Y - 1, N - NomeNomeSTY, RrStore Infract and PooLY - Y - Y - 1, Y - Y - Y - 1, N	1
LD         Rd. ×         Land Index         X = X. 1, Rd = (Y)         Nome         22           LD         Rd. Y         Land Index         Rd = (Y)         Nome         22           LD         Rd. Y         Land Index and Precise.         Y = Y. 1, Rd = (Y)         Nome         22           LD         Rd. Y         Land Index and Precise.         Y = Y. 1, Rd = (Y)         Nome         22           LD         Rd. Y         Land Index and Precise.         Rd = (Z)         Nome         22           LD         Rd. Z         Land Index and Precise.         Rd = (Z) = Z = Z = Z = Z = Z = Z = Z = Z = Z =	LD         Rd X         Load Indication Pro-Deci         X - X - 1, Rd - (Δ)         Nome           LD         Rd - Y         Load Indication Pro-Deci         Rd - (Δ), Y - Y + 1         Nome           LD         Rd - Y         Load Indication Pro-Deci         Y - Y - 1, Rd - (Δ)         Nome           LD         Rd - Y         Load Indication Pro-Deci         Y - Y - 1, Rd - (Δ)         Nome           LD         Rd - Y         Load Indication Pro-Deci         Z + 2 - 1, Rd - (Δ)         Nome           LD         Rd - Z         Load Indication Pro-Deci         Z + 2 - 1, Rd - (Δ)         Nome           LD         Rd - Z         Load Indication Pro-Dec         Z + 2 - 1, Rd - (Δ)         Nome           LD         Rd - X         Load Indication Pro-Dec         Z + 2 - 1, Rd - (Δ)         Nome           LD         Nd - K         Load Indication Pro-Dec         X + 7 - 1, N - (Δ)         Nome           ST         X, Rr         Store Indices: And Pro-Dec         Y + X + 1, Y - 1, R         Nome           ST         X, Rr         Store Indices: And Pro-Dec         Y + X + 1, Y - 1, R         Nome           ST         X, Rr         Store Indices: And Pro-Dec         Y + X + 1, Y - 1, R         Nome           ST         X, Rr         Store Indic	2
D.D         Rd. Y         Load Indirect and Pesition.         Rd (Y) - Y + Y + 1         Nome         Z           LD         Rd. Y         Load Indirect and Pesition.         Y - Y + 1, Rd - (Y)         Nome         Z           LD         Rd. Y         Load Indirect and Pesition.         Rd - (Z)         Nome         Z           LD         Rd. Z         Load Indirect and Pesition.         Rd - (Z)         Nome         Z           LD         Rd. Z         Load Indirect and Pesition.         Rd - (Z)         Nome         Z           LD         Rd. Z         Load Indirect and Pesition.         Rd - (Z)         Nome         Z           LD         Rd. X         Load Indirect and Pesition.         Rd - (X) - (X)         Nome         Z           ST         X, R         Stere Infered and Pesition.         (Y) - RX         Nome         Z           ST         V, R         Stere Infered and Pesition.         (Y) - RX         Nome         Z           ST         V, R         Stere Infered and Pesition.         (Y) - RX         Nome         Z           ST         V, RT         Stere Infered and Pesition.         (Y) - RX         Nome         Z           ST         V, RT         Stere Infered and Pesition.	LDRA YLoad Indexid and Poshch.R4 - (Y) - (Y + 1)NomeLDR4, Y+Load Index and Poshch.Y + Y + 1, R4 - (Y)NomeLDR4, Y+Load Index and Poshch.Y + Y + 1, R4 - (Y)NomeLDR4, Y+Load Index and Poshch.R4 - (Z) - X+1, R4 - (Y)NomeLDR4, Z-Load Index and Poshch.R4 - (Z) - Z+1, R4 - (Z)NomeLDR4, Z-Load Index and Poshch.Z + Z + 1, R4 - (Z)NomeLDR4, Z-Load Index and Poshch.R4 - (Z) - Z+1, R4 - (Z)NomeLSR4, K-Load Index and Poshch.R4 - (Z) - R4NomeLSR4, K-Load Index and Poshch.R4 - (Z) - R4NomeLSR4, K-Load Index and Poshch.(Q) - R7NomeSTX, R7Store Indices and Poshch.(Q) - R7 - V + 1, M) - R4NomeSTY, R7Store Indices and Poshch.(Y + (Y + Y) - Y + 1, M) - NomeNomeSTY, R7Store Indices M Poshch.(Y + (Y + (Y + 1)) - R4NomeSTY, R7Store Indices M Poshch.(Y + (Y + (Y + 1)) - R4NomeSTY, R7Store Indices M Poshch.(Z + R1 + 1)NomeSTY, R7Store Indices M Poshch.(Z + R1 + 1)NomeST	2
LD         Rd. Y-         Load index and pre-bac.         Pt - Y. 1, Pt - Y(Y)         None         2           LDD         Rd. Y         Load index and pre-bac.         Rd - (Y + a)         None         2           LDD         Rd Z         Load index and pre-bac.         Rd - (Y + a)         None         2           LD         Rd Z         Load index and Pre-bac.         Rd - (Z) Z - Z-1         None         2           LD         Rd Z         Load index and Pre-bac.         Rd - (Z) Z - Z-1         None         2           LD         Rd Z         Load index and Pre-bac.         Rd - (Z) Z - Z-1, Pat - Z)         None         2           LD         Rd Z         Load index and Pre-bac.         Rd - (Z) Z - Z-1, Pat - Z)         None         2           LD         Rd Z         Load index and Pre-bac.         (X - X + X + 1)         None         2           ST         X, RT         Store index and Pre-bac.         (Y - N + Y + 1)         None         2           ST         X, RT         Store index and Pre-bac.         (Y - N + Y + 1)         None         2           ST         X, RT         Store index and Pre-bac.         (Y - N + Y + 1)         None         2           ST         X, RT         Store ind	LDRat. YLoad indicat and Peoben.Rat. (Y) Y - Y + 1 Mea - Y)NoneLDDRd Y.qLoad indicat win DiplacementRd - (Y, q)NoneLDDRd Z.Load indicat win DiplacementRd - (D, Z + Z+1)NoneLDRd Z.Load indicat and Peoben.Rd - (D, Z + Z+1)NoneLDRd Z.Load indicat and Peoben.Z + Z + 1, Rd - (D,NoneLDDRd Z.Load indicat and Peoben.Z + Z + 1, Rd - (D,NoneLDSRd X.Load Divet and Peoben.Z + Z + 1, Rd - (D,NoneSTX, RrStore indicet and Peoben.No - Rr. X - X + 11NoneSTX, RrStore indicet and Peoben.(D) - Rr. X - X + 11NoneSTY, RrStore indicet and Peoben.(D) - Rr. X - X + 11NoneSTY, RrStore indicet and Peoben.(Y) - Rr. Y - Y + 11NoneSTY, RrStore indicet and Peoben.(Y - Y) - Rr.NoneSTY, RrStore indicet and Peoben.(Y - H) - Rr.NoneSTY, RrStore indicet and Peoben.(Y - H) - Rr.NoneSTY, RrStore indicet and Peoben.(Y - H) - Rr.NoneST	2
LDR.A.'', WLond Induced sub DisglacementY + Y + 1, R.d (Y)Nome9.2LDR.A.'', B.C. Iond Induced sub DisglacementR.d (Z)Nome9.2LDR.S., ZLond Induced sub DisglacementR.d (Z), Z - Z-11.Nome9.2LDR.S., ZLond Induced sub DisglacementR.d (Z), Z - Z-11.Nome9.2LDR.S., ZLond Induced sub DisglacementR.d (Z)Nome9.2LDR.S., ZLond Induced sub DisglacementR.d (Z)Nome9.2LDSR.S., MLond Induced sub DisglacementR.d (Z)Nome9.2STX.R.Store Induced and Posl-Duc.(D) + R.Y X + 1.Nome9.2STY.R.Store Induced and Posl-Duc.Y - Y - Y, I. (Y) - R.Nome9.2STY.R.Store Induced and Posl-Duc.Y - Y - Y, I. (Y) - R.Nome9.2STY.R.Store Induced and Posl-Duc.Y - Y - Y, I. (Y) - R.Nome9.2STY.R.Store Induced and Posl-Duc.Y - Y - Y, I. (Y) - R.Nome9.2STY.R.Store Induced and Posl-Duc.(Z) - R.Z Z + 1.Nome9.2STY.R.Store Induced and Posl-Duc.(Z) - R.Z Z + 1.Nome9.2STZ.R.Store Induced and Posl-Duc.(Z) - R.Z Z + 1.Nome9.2STZ.R.Store Induced and Posl-Duc.(Z) - R.Z Z + 1.Nome9.2STZ.R.Store Induced and Posl-Duc.	D.DRd., YLoad indived and Per-Den.Y - Y - Y, 1, Rd - (Y), No.No.eeaDDRd.YLoad indived and Per-Den.Rd - (Z), Z-1-1No.eeaD.DRd.ZLoad indived and Per-Den.Rd - (Z), Z-1-1No.eeaD.DRd.ZLoad indived and Per-Den.Rd - (Z), Z-1, Rd - (Z)No.eeaD.DRd.ZLoad indived and Per-Den.Rd - (Z), Z-1, Rd - (Z)No.eeaD.SRd.KLoad indived and Per-Den.Rd - (Z), Z-1, Rd - (Z)No.eeaD.SRd.KLoad indived and Per-Den.Rd - (X), CA, YNo.eeaSTX.Fr.MStore indived and Per-Den.No.ee, Y, X, Y, X, YNo.eeaSTX.Fr.MStore indived and Per-Den.Y - (Y, Y), Y,	2
IDD         Rdx + qu         Load Indicator with Deploarment.         Rd - (Y + q)         Nona         92           LD         Rd 2         Load Indicator and Pauebac.         Rd + (Z) Z - Z+1         Nona         92           LD         Rd 2-7         Load Indicator and Pauebac.         Z + Z + 1. Rd - (Z)         Nona         92           LD         Rd 2-7         Load Indicator and Pauebac.         Z + Z + 1. Rd - (Z)         Nona         92           LDD         Rd 2-7         Load Indicator and Pauebac.         Rd + (Z + q)         Nona         92           LDS         Rd X         Load Indicator and Pauebac.         Rd + (Z + q)         Nona         92           ST         X, Kr         Stare Indiceat and Pauebac.         (D + R, X + X + 1)         Nona         92           ST         Y, Rr         Stare Indiceat and Pauebac.         (D + R, X + Y + 1)         Nona         92           ST         Y, Rr         Stare Indiceat and Pauebac.         (D + R, X - Y + 1)         Nona         92           ST         Y, Rr         Stare Indiceat and Pauebac.         (D + R, X - Y + 1)         Nona         92           ST         Y, Rr         Stare Indiceat and Pauebac.         (D + R, X - Y + 1)         Nona         92	LDD         Rd.4*/L         Load individe and Depaisment         Rd - (P + q)         None           LD         Rd.4         Load individe and Paolsho:         Rd + (D, Z + Z + L)         None           LD         Rd.4*         Load individe and Paolsho:         Z + Z + LB + (Z)         None           LD0         Rd.4*         Load individe and Paolsho:         Z + Z + LB + (Z)         None           LD0         Rd.4*         Load individe and Paolsho:         Z + Z + LB + (Z)         None           ST         X + RT         Size individe and Paolsho:         N + RX + X + 11         None           ST         X + RT         Size individe and Paolsho:         N + N + X + 11         None           ST         X + RT         Size individe and Paolsho:         (Y) + RX + X + 11         None           ST         Y + RT         Size individe and Paolsho:         (Y) + RX + X + 11         None           ST         Y + RT         Size individe and Paolsho:         (Y + Y + Y + 1 + 1)         None           ST         Y + RT         Size individe and Paolsho:         (Y + Y + Y + 1 + 1)         None           ST         Z + RT         Size individe and Paolsho:         (Y + Y + Y + 1 + 1)         None           ST         Z + RT         Size indided a	2
LDRd.2Lond Indicat and PeacheRd - (2)Nona(2)LDRd 2.41Lond Indicat and PeacheRd - (2)Rd - (2)Nona(2)LDRd 2.47Lond Indicat and PeacheRd - (2)Nona(2)LDRd 4.24Lond Indicat and PeacheRd - (2)Nona(2)LDSRd 4.41Lond Indicat and PeacheD) - RX - X + 14Nona(2)LDSRd X.41Same Indicat and PeacheD) - RX - X + X + 1Nona(2)STX.547Start Indicat and PeacheD) - RX - X + 14Nona(2)STX.547Start Indicat and PeacheD) - RX - X + 14Nona(2)STY.547Start Indicat and PeacheD) - RX - X + 14Nona(2)STY.547Start Indicat and PeacheD) - RX - X + 14Nona(2)STY.547Start Indicat and PeacheD) - RX - X + 14Nona(2)STY.547Start Indicat and PeacheD) - RX - X + 14Nona(2)STY.547Start Indicat and PeacheD) - RX - X + 14Nona(2)STY.547Start Indicat and PeacheD) - RX - X + 14Nona(2)STZ.547Start Indicat and PeacheD) - RX - X + 14Nona(2)STZ.547Start Indicat and PeacheD) - RX - X + 14Nona(2)STZ.547Start Indicat and PeacheD) - RX - X + 14Nona(2)STZ.547Start Indicat and Peac	LDRd.2Ladridicat and PachaRd - (2), 2 - 21NeedeLDRd 2.7Ladridicat and PachaRd - (2), 2 - 21, 18d - (2)NeedeLDRd 2.4Ladridicat and PachaRd - (2), 2 - 21, 18d - (2)NeedeLDRd 4.4Ladridicat and PachaRd - (4)NeedeLDSRd 4.4Ladridicat and PachaRd - (4)NeedeLDSK.HrStore Indirea and Pacha(0) - (7, K - X, 1.1)NeedeSTX.HrStore Indirea and Pacha(0) - (7, K - X, 1.1)NeedeSTY.HrStore Indirea and Pacha(7) - (7, K - Y, 1.1)NoneSTY.HrStore Indirea and Pacha(7) - (7, K - Y, 1.1)NoneSTY.HrStore Indirea and Pacha(7) - (7, K - Y, 1.1)NoneSTY.HrStore Indirea and Pacha(7) - (7, K - Y, 1.1)NoneSTY.HrStore Indirea and Pacha(7) - (7, K - Y, 1.1)NoneSTY.HrStore Indirea and Pacha(7) - (7, K - Y, 1.1)NoneSTZ.HrStore Indirea and Pacha(7) - (7, K - Y, 1.1)NoneSTZ.HrStore Indirea and Pacha(7) - (7, K - Y, 1.1)NoneSTZ.HrStore Indirea and Pacha(7) - (7, K - Y, 1.1)NoneSTZ.HrStore Indirea and Pacha(7) - (7, K - Y, 1.1)NoneSTZ.HrStore Indirea and Pacha(7) - (7, K - Y, 1.1)NoneSTZ.HrStore Indirea and Pacha(7) - (7, K - Y, 1.1)None <tr< td=""><td>2</td></tr<>	2
LDFd. 2-**Lond Indext and Paceban.Rd. (2). 2 - 2-1Nona.92LD0Fd. 2-*Lond Indext and Paceban.2 - 2-1.16a (2).Nona.92LD0Fd. 4-*Lond Direct into BRM.Rd - (2) - 0Nona.92LD0Fd. 4.Lond Direct into BRM.Rd - (2) - 0Nona.92STX. RrStore Indirect and Paceban.(0) - Rr, X - X + 1Nona.92STX. RrStore Indirect and Paceban.(0) - Rr, X - X + 1Nona.92STY. RrStore Indirect and Paceban.(V) - Rr, X - Y + V + 1Nona.92STY. RrStore Indirect and Paceban.(V) - Rr, Y - Y + 1Nona.92STY. RrStore Indirect and Paceban.(V) - Rr, Y - Y + 1Nona.92STY. RrStore Indirect and Paceban.(V) - Rr, Y - Y + 1Nona.92STY. RrStore Indirect and Paceban.(V) - Rr, Y - Y + 1Nona.92STY. RrStore Indirect and Paceban.(V) - Rr, Y - Y + 1Nona.92STY. RrStore Indirect and Paceban.(V) - Rr.Nona.92STY. RrStore Indirect and Paceban.(V) - Rr.Nona.92STZ. RrStore Indirect and Paceban.(V) - Rr.Nona.92STZ. RrStore Indirect and Paceban.(V) - Rr.Nona.92STZ. RrStore Indirect and Paceban.(V) - Rr.Nona.92STZ	LDBd.2*Load Indicate and Prochec. $Bd-/2, Z-2.1$ NomeLDBd.2*Load Indicated Prochec. $Z-2.1, Bd-(2)$ NomeLD0Bd.2*Load Direct with DisplacementBd-( $Z-4$ )NomeSTX, RrStere Indiced(X) + RrNomeSTX, RrStere Indiced and Post-fac.(X) + RrNomeSTX, RrStere Indiced and Post-fac.(X) + RrNomeSTY, RrStere Indiced and Post-fac.(Y) + RrNomeSTZ, RrStere Indiced and Post-fac.(Z) - RrNomeSTZ, RrStere	2
LD         84.2-q         Load indirect and Pro-Dec.         2 - 2 - 1, 8d - (Ω)         None         92           LD9         84.8 k         Load Uncert tom SHAM         8d - (A)         None         92           LD9         K4. k         Load Direct tom SHAM         8d - (A)         None         92           ST         X, Rr         Stron Inforct and Pro-Inc.         (D) - R, X - X + 1.1         None         92           ST         X, Rr         Stora Inforct and Pro-Inc.         (Y - X - 1, X) - RT         None         92           ST         Y, Rr         Stora Inforct and Pro-Inc.         (Y - X - 1, X) - RT         None         92           ST         Y, Rr         Stora Inforct and Pro-Inc.         (Y - Y - 1, Y) - RT         None         92           ST         Y, Rr         Stora Inforct and Pro-Inc.         (D - R, Y - Y - 1, Y) - RT         None         92           ST         Z, Rr         Stora Inforct and Pro-Inc.         (D - R, Y - Y - 1, Y) - RT         None         92           ST         Z, Rr         Stora Inforct and Pro-Inc.         (D - R, Y - Y - 1, Y) - RT         None         92           ST         Z, Rr         Stora Inforct and Pro-Inc.         (D - R, Y - Y - 1, Y) - RT         None         92	LD         Rd. 2-q         Load Index ind Pre-Dec.         Z - 2.1. Rd - (2)         Nove           LDD         Rd. K         Load Index ind Depletement         Rd - (4)         Nove           LDS         Rd. K         Load Index ind Depletement         Rd - (4)         Nove           ST         X, Rr         State Index and Pre-Dac.         K - K - 1, (3) - Rr         Nove           ST         -X, Rr         State Index and Pre-Dac.         K - K - 1, (3) - Rr         Nove           ST         -Y, Rr         State Index and Pre-Dac.         K - K - 1, (3) - Rr         Nove           ST         -Y, Rr         State Index and Pre-Dac.         Y - K - Y + 1         Nove           ST         -Y, Rr         State Index and Pre-Dac.         Y - K - Y + 1         Nove           ST         -Y, Rr         State Index and Pre-Dac.         Y - K - Y + 1         Nove           ST         -Y, Rr         State Index and Pre-Dac.         Y - K - Y + 1         Nove           ST         -Z, Rr         State Index and Pre-Dac.         Z - L (2) - Rr         Nove           ST         -Z, Rr         State Index and Pre-Dac.         Z - L (2) - Rr         Nove           ST         -Z, Rr         State Index and Pre-Dac.         Z - (2) - Rr	2
LDD         Rd x / Lad Deriver with Diskomment         Rd - (2 + q)         None         [2]           LDS         Rd x         Lad Deriver from SRAM         Rd + (p)         None         [2]           ST         X, Kr         Stron indirect and Peah fac.         D(a) – Br, X + X + 1         None         [2]           ST         X, Rr         Stron indirect and Peah fac.         D(a) – Br, X + X + 1         None         [2]           ST         X, Rr         Stron indirect and Peah fac.         D(r) – Rr, X + X + 1         None         [2]           ST         X, Rr         Stron indirect and Peah fac.         D(r) – Rr         None         [2]           ST         Y, Rr         Stron indirect and Peah fac.         D(r) – Rr         None         [2]           ST         Y, Rr         Stron indirect and Peah fac.         D(r) – Rr         None         [2]           ST         Z, Rr         Stron indirect and Peah fac.         D(r) – Rr         None         [2]           ST         Z, Rr         Stron indirect and Peah fac.         D(r) – Rr         None         [2]           ST         Z, Rr         Stron indirect and Peah fac.         D(r) – Rr         None         [2]           ST         Z, Rr         Stron ind	LDD         Rd. 2-q         Load Indirect with Deginament         Rd - (2 - q)         None           ST         X, Rr         Store Indirect on SRAM         Rd + (q)         None           ST         X, Rr         Store Indirect and Post-Inc.         (X) + Rr, X + X + 1         None           ST         X, Rr         Store Indirect and Post-Inc.         (X) + Rr, X + X + 1         None           ST         Y, Rr         Store Indirect and Post-Inc.         (Y) - Rr, Y - Y + 1         None           ST         Y, Rr         Store Indirect and Post-Inc.         (Y) - Rr, Y - Y + 1         None           ST         Y, Rr         Store Indirect and Post-Inc.         (Y - Rr, Y - Y + 1)         None           ST         Y, Rr         Store Indirect and Post-Inc.         (Z) - Rr         None           ST         Z, Rr         Store Indirect and Post-Inc.         (Z) - Rr         None           ST         Z, Rr         Store Indirect and Post-Inc.         (Z) - Rr         None           ST         Z, Rr         Store Indirect and Post-Inc.         (Z) - Rr         None           ST         Z, Rr         Store Indirect and Post-Inc.         (Z) - Rr         None           ST         Z, Rr         Store Indirect and Post-Inc.         (Z) -	2
LDS         Rd. κ         Land Direct from SRAM         Rd = (h)         None         [2           ST         X, Rr         Store Indirect and Peables.         (β) = R, X = X + 1         None         [2           ST         X, Rr         Store Indirect and Peables.         (β) = R, X = X + 1         None         [2           ST         Y, Rr         Store Indirect and Peables.         (β) = R, X = X + 1         None         [2           ST         Y, Rr         Store Indirect and Peables.         (β) = Rr, Y = Y + 1         None         [2           ST         Y, Rr         Store Indirect and Peables.         (Y + (γ) = R)         None         [2           ST         Z, Rr         Store Indirect and Peables.         (Z) = Rr, Z = Z + 1         None         [2           ST         Z, Rr         Store Indirect and Peables.         (Z) = Rr, Z = Z + 1         None         [2           ST         Z, Rr         Store Indirect and Peables.         (Z) = Rr, Z = Z + 1         None         [2           ST         Z, Rr         Store Indirect and Peables.         (Z = R + (Z) = R         None         [2           ST         Z, Rr         Store Indirect and Peables.         (Z = R + (Z) = R         None         [2           ST	LDSRdLod Direct from SRAMRd $eft - 0$ NoneSTX, RrStore Indirect and Post-Inc. $(X) \leftarrow Rr$ , X = X+1NoneSTX, RrStore Indirect and Pro-Dec. $(X) \leftarrow Rr, X = X+1$ NoneSTY, RrStore Indirect and Pro-Dec. $(Y) \leftarrow Rr, X = X+1$ NoneSTY, RrStore Indirect and Pro-Dec. $(Y) \leftarrow Rr, Y = Y+1$ NoneSTY, RrStore Indirect and Pro-Dec. $(Y + Q, Y = Y+1)$ NoneSTY, RrStore Indirect and Pro-Dec. $(Y + Q) \leftarrow Rr$ NoneSTY, RrStore Indirect and Pro-Dec. $(Y + Q) \leftarrow Rr$ NoneSTZ, RrStore Indirect and Pro-Dec. $(Z + Rr, Z + 2+1)$ NoneSTZ, RrStore Indirect and Pro-Dec. $(Z + R, Z + 2+1)$ NoneSTZ, RrStore Indirect and Pro-Dec. $(Z + Q) \leftarrow Rr$ NoneSTZ, RrStore Indirect and Pro-Dec. $(Z + 1, R) \leftarrow Rr$ NoneSTZ, RrStore Indirect and Pro-Dec. $(Z + 1, R) \leftarrow Rr$ NoneSTZ, RrStore Indirect and Pro-Dec. $(Z + 1, R) \leftarrow Rr$ NoneSTZ, RrStore Indirect and Pro-Dec. $(Z + 1, R) \leftarrow Rr$ NoneSTZ, RrStore Indirect and Pro-Dec. $(Z + 1, R) \leftarrow Rr$ NoneSTZ, RrStore Indirect and Pro-Dec. $(Z + 1, R) \leftarrow Rr$ NoneSTZ, RrStore Indirect and Pro-Dec. $(Z + 1, R) \leftarrow Rr$ NoneDMRdLoad Pogam AnnoryRd - (Z)None	2
STX, RrStore Indirect and Post-Inc. $(D_1 = R', X + X + 1)$ None[2]STX, RrStore Indirect and Post-Inc. $(D_1 = R', X + X + 1)$ None[2]STY, RrStore Indirect and Post-Inc. $(P_1 - R', X + X + 1)$ None[2]STY, RrStore Indirect and Post-Inc. $(P_1 - R', Y + Y + 1)$ None[2]STY, RrStore Indirect and Post-Inc. $(Y + R', Y + Y + 1)$ None[2]STY, RrStore Indirect and Post-Inc. $(Y + q) - Rr$ None[2]STZ, RrStore Indirect and Post-Inc. $(Z + R, 1 + Y, 1)$ None[2]STZ, RrStore Indirect and Post-Inc. $(Z + R, 1 + Y, 1)$ None[2]STZ, RrStore Indirect and Post-Inc. $(Z + R, 1 + R)$ None[2]STZ, RrStore Indirect and Post-Inc. $(Z + R, 1 + R)$ None[2]STZ, RrStore Indirect and Post-Inc. $(Z + R, 1 + R)$ None[2]STZ, RrStore Indirect and Post-Inc. $(Z + R, 1 + R)$ None[2]STZ, RrStore Indirect and Post-Inc. $(Z + R, 1 + R)$ None[2]STZ, RrStore Indirect and Post-Inc. $(Z + R, 1 + R)$ None[2]STR, RStore Indirect and Post-Inc. $(Z + R, 1 + R)$ None[2]STRdStore Indirect and Post-Inc. $(Z + R, 1 + R)$ None[2]STRdStore Post-Indirect and Post-Inc.	STX, frStroe Indirect and PreuDec. $(D_1 + R_1, X + X + 1$ NoneSTX, frStroe Indirect and PreuDec. $(Y_1 + R_1, X - X + 1$ NoneSTY, RStore Indirect and PreuDec. $(Y_1 + R_1, Y - Y + 1$ NoneSTY, RStore Indirect and PreuDec. $(Y_1 + R_1, Y - Y + 1$ NoneSTY, RStore Indirect and PreuDec. $(Y_1 + R_1, Y - Y + 1$ NoneSTY, RStore Indirect and PreuDec. $(Y_1 + R_1, Y - Y + 1$ NoneSTY, RStore Indirect and PreuDec. $(Z_1 + R_1, Y - Y_1, 1)$ NoneSTZ, RStore Indirect and PreuDec. $(Z_1 + R_1, Y - Y_1, 1)$ NoneSTZ, RStore Indirect and PreuDec. $(Z_1 + R_1, Y - Y_1, 1)$ NoneSTZ, RStore Indirect and PreuDec. $(Z_1 + R_1, Y - Y_1, 1)$ NoneSTZ, RStore Indirect and PreuDec. $(Z_1 + R_1, Y - Y_1, 1)$ NoneSTZ, RStore Indirect and PreuDec. $(Z_1 + R_1, Y - Y_1, 1)$ NoneSTZ, RStore Indirect and PreuDec. $(Z_1 + R_1, Y - Y_1, 1)$ NoneSTZ, RStore Indirect and PreuDec. $(Z_1 + R_1, Y - Y_1, 1)$ NoneSTZ, RStore Indirect and PreuDec. $(Z_1 + R_1, Y - Y_1, 1)$ NoneSTRLoad Program Memory $(R_1 + (Z_1, Z + Z + 1, 1))$ NoneSTRLoad Program Memory $(R_1 + (Z_1, Z + Z + 1))$ NoneSTStore Pregram MemoryR $(R_1 + (Z_1, Z + Z + 1))$ <td< td=""><td>2</td></td<>	2
ST.         X-B, Rr         Stree Indirect and Procham. $(X) = PX, X + X + 1$ .         None $[2]$ ST.         X-R         Stree Indirect and Pro-Dec. $(Y) = RT$ None $[2]$ ST         Y, Rr         Stree Indirect and Pro-Dec. $(Y) = RT, Y + Y + 1$ None $[2]$ ST         Y, Rr         Stree Indirect and Pro-Dec. $(Y + V + 1, (Y) + RT$ None $[2]$ ST         Y, Rr         Stree Indirect and Pro-Dec. $(Y + V + 1, (Y) + RT$ None $[2]$ ST         Y, Rr         Stree Indirect and Pro-Dec. $(Z + RT, Z + 1, Z) - RT$ None $[2]$ ST         Z, Rr         Stree Indirect and Pro-Dec. $(Z + 2, -1, Z) - RT$ None $[2]$ ST         Z, Rr         Stree Indirect SAM $(Q + RT$ None $[2]$ None $[2]$ ST         Z, Rr         Stree Indirect SAM $(Q + RT$ None $[2]$ None $[2]$ ST         Z, Rr         Stree Indirect NMP Digatement $(Z + R, Z - 1, (Z) - RT$ None $[2]$ ST         Z, Rr         Stree Indingramem	STX, RrStore indirect and ProDec. $(\lambda) \leftarrow RX, X + 1$ NoneST-X, RrStore indirect and ProDec. $(Y) \leftarrow RX, Y + 1$ NoneST-Y, RrStore indirect and ProDec. $(Y) \leftarrow RY, Y + 1$ NoneST-Y, RrStore indirect and ProDec. $(Y + q) \leftarrow RT$ NoneST-Y, RrStore indirect and ProDec. $(Y + q) \leftarrow RT$ NoneST-Y, RrStore indirect and ProDec. $(Y + q) \leftarrow RT$ NoneSTZ, RrStore indirect and ProDec. $(Z + Q) \leftarrow RT$ NoneSTZ, RrStore indirect and ProDec. $(Z + Q) \leftarrow RT$ NoneST-Z, RrStore indirect and ProDec. $(Z + Q) \leftarrow RT$ NoneST-Z, RrStore indirect and ProDec. $(Z + Q) \leftarrow RT$ NoneST-Z, RrStore indirect and ProDec. $(Z + Q) \leftarrow RT$ NoneST-Z, RrStore indirect and ProDec. $(Z + Q) \leftarrow RT$ NoneST-Z, RrStore indirect and ProDec. $(Z + Q) \leftarrow RT$ NoneST-Z, RrStore indirect and ProDec. $(Z + Q) \leftarrow RT$ NoneST-Z, RrStore indirect and ProDec. $(Z + Q) \leftarrow RT$ NoneST-R, RrStore indirect and ProDec. $(Z + Q) \leftarrow RT$ NoneST-R, RrStore indirect and ProDec. $(Z + Q) \leftarrow RT$ NoneDF-RStore indirect and ProDec. $(Z + Q) \leftarrow RT$ NoneLPM-Rd Logier Distance $(Q + Q) \leftarrow RT$ NoneNoneDF-Rd Logier	2
ST $\cdot$ X, RrStree Indirect and Pro-Dec. $\lambda \leftarrow \lambda \cdot 1, (\lambda) \leftarrow Rr$ None $  22$ STY, RrStore Indirect and Post Inc. $(Y) \leftarrow Rr$ , $Y \leftarrow Y + 1$ None $  22$ ST-Y, RrStore Indirect and Post Inc. $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ None $  22$ ST-Y, RrStore Indirect and Post Inc. $(Y) \leftarrow Rr, Y \leftarrow Y + 1$ None $  22$ ST-Y, RrStore Indirect with Displacement $(Y \leftarrow Q) \leftarrow Rr$ None $  22$ ST2, RrStore Indirect with Displacement $(Z) \leftarrow Rr$ None $  22$ ST2, RrStore Indirect with Displacement $(Z) \leftarrow Rr$ None $  22$ ST-Z, RrStore Indirect with Displacement $(Z \leftarrow Q) \leftarrow Rr$ None $  22$ ST-Z, RrStore Indirect with Displacement $(Z \leftarrow Q) \leftarrow Rr$ None $  22$ ST-Z, RrStore Indirect with Displacement $(Q \leftarrow Rr) \leftarrow Rr$ None $  22$ LPM- Load Program MemoryR0 $\leftarrow Q_2$ None $  32$ LPM- Rd Z - Load Program MemoryR0 $\leftarrow Q_2$ None $  32$ SPM- Rd Z - Load Program MemoryR1 $\leftarrow Q_2$ None $  32$ SPM- Rd Z - Load Program MemoryR1 $\leftarrow Q_2$ None $  32$ SPM- Rd Z - Load Program MemoryR1 $\leftarrow Q_2$ None $  32$ SPM- Rd Z - Load Program MemoryR1 $\leftarrow Q_2$ None $  32$ SPM- Rd Z - Rd D - Rd ResNone $  32$ $  32$ SPM- Rd Z - Rd Res <td< td=""><td>ST·. /. /. /. /. /. /. /. /. /. /. /. /. /.</td><td>2</td></td<>	ST·. /. /. /. /. /. /. /. /. /. /. /. /. /.	2
ST $\cdot$ X, RrStree Indirect and Pro-Dec. $X \leftarrow X \cdot 1, X (p, -Rr.None  22STY, RrStree Indirect and Post Inc.(Y) \leftarrow Rr.None  22ST\cdot Y, RrStree Indirect and Post Inc.(Y) \leftarrow Rr.None  22ST\cdot Y, RrStree Indirect with Displacement(Y \leftarrow Y - 1, (Y) \leftarrow Rr.None  22ST\cdot Y, RrStree Indirect with Displacement(Y \leftarrow Q) \leftarrow RrNone  22ST\cdot Z, RrStree Indirect and Post Inc.(Z) \leftarrow Rr.None  22ST\cdot Z, RrStree Indirect and Post Inc.(Z) \leftarrow Rr.None  22ST\cdot Z, RrStree Indirect and Post Inc.(Z) \leftarrow Rr.None  22ST\cdot Z, RrStree Indirect and Post Inc.(Z \leftarrow Rr. Z - Z + 1)None  22ST\cdot Z, RrStree Indirect with Displacement(Z \leftarrow Rr. Z - Z + 1)None  22ST\cdot Z, RrStree Indirect and Post Inc.(Z \leftarrow Rr. Z - Z + 1)None  22ST\cdot RrStree Direct DSRAM(b) \leftarrow Rr.None  22LPMRdLoad Porgram MemoryRd \leftarrow (Z) + Rr.None  22SPI\cdot RdPose Direct DSRAM(b) \leftarrow Rr.None  22SPIRdPose Porgram MemoryRd \leftarrow (Z) + Rr.None  22LPMRd \cdot Pose Direct DSRAMRd \leftarrow (Z) + Rr.None  22SPIRdPose Porgram MemoryRd \leftarrow (Z) + $	ST·.X. kr.Store Indiget and Pro-Dec. $X \leftarrow X + 1, (0, -pr.)$ NoneSTY.R.Store Indirect and Pose-Inc.(Y) $\leftarrow R_1$ NoneST·.Y. KrStore Indirect and Pose-Inc.(Y) $\leftarrow R_1$ Y $\leftarrow Y + 1$ NoneSTD·.Y. KrStore Indirect and Pose-Inc.(Y) $\leftarrow R_1$ Y $\leftarrow Y + 1$ NoneST·.Y. KrStore Indirect and Pose-Inc.(Z) $\leftarrow R_2$ Z $\leftarrow Z + 1$ NoneSTZ. KrStore Indirect and Pose-Inc.(Z) $\leftarrow R_2$ Z $\leftarrow Z + 1$ NoneSTZ. R.RStore Indirect and Pose-Inc.(Z) $\leftarrow R_2$ Z $\leftarrow Z + 1$ NoneSTDZ. R.RStore Indirect and Pose-Inc.(Z) $\leftarrow R_2$ Z $\leftarrow Z + 1$ NoneSTDZ. R.RStore Indirect and Pose-Inc.(Z) $\leftarrow R_2$ Z $\leftarrow Z + 1$ NoneSTDZ. R.RStore Indirect and Pose-Inc.(Z) $\leftarrow R_2$ Z $\leftarrow Z + 1$ NoneSTDK.RStore Indirect and Pose-Inc.(Z) $\leftarrow R_2$ Z $\leftarrow Z + 1$ NoneSTDK.RStore Indirect and Pose-Inc.(Z) $\leftarrow R_2$ Z $\leftarrow Z + 1$ NoneSTDK.RStore Porgam MemoryR0 $\leftarrow (Z)$ NoneLPMRd ZLoad Porgam MemoryRd $\leftarrow (Z)$ NoneSPMStore Porgam MemoryRd $\leftarrow (Z)$ NoneSPMRd PPoseNoneSPMRd PNoneNoneSPMRd PNoneNoneSPMRd PNoneNoneSPMRd PNoneNoneSPMRd PNoneNoneSPM <td< td=""><td>2</td></td<>	2
STY, RrStree Indirect and Post-Inc. $(Y) - FrNone 22STY, RrStree Indirect and Post-Inc.(Y + - Y + 1)None2STY, RrStree Indirect and Post-Inc.(Y + Y + 1, (Y) - RrNone2STY, RrStree Indirect and Post-Inc.(Y + Q) - RrNone2STZ, RrStree Indirect and Post-Inc.(Z) - Rr, Z - Z + 1None2STZ, RrStree Indirect and Post-Inc.(Z) - Rr, Z - Z + 1None2STZ, RrStree Indirect and Post-Inc.(Z + Q) - RrNone2STZ, RrStree Indirect None(Z + Q) - RrNone2STX, RrStree Indirect No SAM(0) - RrNone2LPMRd ZLoad Program MenoryRd - QNone3LPMRd ZLoad Program MenoryRd - QNone3SPMStree Program Menory(Z) + R1RONone1QUTP, RrOur PortRd + PNone1QUTP, RrOur PortRd + PNone2POPRdPage Register from StackSTACK + RrNone2SITAN BT-TSTNUTTONSStreet Indirect StackRd(P) + ONone2SIRRdLogical Shift LeftRd(P) + DNone2SIRRdLogical Shift LeftRd(P) + DNone2SIRRdLogical Shift RightRd(P) + Rd(P) + DNone$	STY, RrStore Indired $(r) \mapsto r$ NoneSTY+, RrStore Indirect and ProteC. $(r) \mapsto r$ , Y, Y++1NoneST-Y, RrStore Indirect with Displacement $(r+1) \mapsto r$ NoneSTZ, RrStore Indirect with Displacement $(r+1) \mapsto r$ NoneSTZ, RrStore Indirect and ProteC. $(2 \mapsto r, 2 \mapsto r)$ NoneSTZ, RrStore Indirect and ProteCo. $(2 \mapsto r, 2 \mapsto r)$ NoneSTZ-, RrStore Indirect and ProteCo. $(2 \mapsto r, 2 \mapsto r)$ NoneSTSK, RrStore Indirect and ProteCo. $(2 \mapsto r, 2 \mapsto r)$ NoneSTSK, RrStore Indirect with Displacement $(2 \mapsto r) = r$ NoneLPMEd. 2Load Program MemoryRd $-(2)$ NoneLPMRd, Z+Load Program MemoryRd $-(2)$ NoneLPMRd, Z+Load Program MemoryRd $-(2)$ NoneSPMStore Program MemoryRd $-(2)$ NoneNoneDMRd, PLoad Program MemoryRd $-(2)$ NoneSPMStore Program MemoryRd $-(2)$ NoneNoneDMRd, PIn PortRd $-(2)$ NoneNoneSPMStore Program MemoryRd $-(2)$ NoneNoneDVRdPop Register from StackStack $-r$ NoneDUTP, RrOut PortRd $-P$ NoneDUSHRdPop Register form StackRd $-Stack -RNoneSTAOD Stack StackRdSta$	2
STY <sub>2</sub> , RrSize Indirect and Pachec.Y <sub>1</sub> = Rr, Y = Y + 1.None $2$ ST-Y, RrSize Indirect and Pachec.Y + Y + Y. 1. (Y) = RrNone2STZ, RrSize Indirect and Pachec. $(2) = Rr$ None2STZ, RrSize Indirect and Pachec. $(2 + 2, 1, (2) - Rr$ None2STZ, RrSize Indirect and Pachec. $(2 + 2, 1, (2) - Rr$ None2STZ, RrSize Indirect and Pachec. $(2 + 2, 1, (2) - Rr$ None2STZ, RrSize Indirect and Pachec. $(2 + 2, 1, (2) - Rr$ None2STLoad Porgam MenoryR0 - (2)None33LPMLoad Porgam MenoryR0 - (2)None3SPMRd, ZLoad Porgam MenoryRd + (2), Z - Z+1None3SPMRd, PIn PortRd + (2), Z - Z+1None3SPMRd, PIn PortRd + (2), Z - Z+1None3SPMRd, PIn PortRd + (2), Z - Z+1None3SPMRd, POut PartRd + (2), Z - Z+1None3SPMRd, PIn PortRd + (2), Z - Z+1None1OUTP, RrOut PartRd + (2), Z - Z+	STY, RrStore Indirect and Pre-Dec. $(\gamma) \leftarrow Rr, Y \leftarrow Y + 1$ NoneST-Y, RrStore Indirect and Pre-Dec. $Y \leftarrow Y + 1, (Y) \leftarrow Rr$ NoneSTZ, RrStore Indirect and Pre-Dec. $(2) \leftarrow Rr$ NoneSTZ, RrStore Indirect and Post-Inc. $(2) \leftarrow Rr, Z \leftarrow Z + 1$ NoneST-Z, RrStore Indirect and Post-Inc. $(2) \leftarrow Rr, Z \leftarrow Z + 1$ NoneST-Z, RrStore Indirect and Post-Inc. $(2 \leftarrow Rr, Z \leftarrow Z + 1, C) \leftarrow Rr$ NoneSTD-Z-RrStore Indirect with Displacement $(2 \leftarrow 1) \leftarrow Rr$ NoneSTD-Z-RrStore Indirect with Displacement $(2 \leftarrow 1) \leftarrow Rr$ NoneLPM-Load Program MemoryR0 $\leftarrow C_2$ NoneNoneLPMRd, ZLoad Program MemoryRd $\leftarrow C_2$ NoneLPMRd, ZLoad Program MemoryRd $\leftarrow C_2$ NoneLPMRd, PIn PortNoneNoneNRd, PIn PortRd $\leftarrow C_2$ NoneNRd, PIn PortPortNoneNRd, PIn PortRd $\leftarrow STACK$ NoneDVDP, RrOut PortP $\leftarrow Rr$ NoneDVDRdPoor Register from StackSTACK $\leftarrow Rr$ NoneDPRdLogical Shift LeftRd(n) $\leftarrow Rn(n), Rd(n) \subset Z, C, NVRdP.b.Clare Thin IO RegisterLO(PA) \leftarrow DNoneLSLRdLogical Shift LeftRd(n) \leftarrow Rd(n+1), Rd(n), C-d(T)Z, C, NVRdLogical Shift Lef$	2
ST         ···、Rr         Size Indirect and Pro-Dec.         V - V - 1, Price         None         [ 2           STD         V + 9, G, Rr         Size Indirect with Displacement         ( 2) - Rr.         None         2           ST         Z, Rr         Store Indirect and Prosine.         ( 2) - Rr. Z - 2, 1 ( 2) - Rr.         None         2           ST         -Z, Rr         Store Indirect and Pro-Dec.         Z + 2, 1, ( 2) - Rr.         None         2           STD         Z, Qr.         Store Indirect with Displacement         (Z + q) - Rr.         None         2           STS         k, Rr         Store Indirect to SRAM         (k) - Rr.         None         3           LPM         Load Program Menory         R0 - (2)         None         3           SMM         Store Program Menory         R1 - (2), - R1: R0         None         3           IPM         Rd, P         In Port         Rd - (2)         None         1           OUT         P, Rr         Out Port         Rd - (2)         None         2           IPM         Rd, P         In Port         Store Program Menory         Store Program Menory         Rd - (2)         Rd - (2)           IPM         Rd, P         In Register on Stack         Rd	ST·Y,RrStore Indirect and Pro-Dec.Y $\leftarrow Y \cdot (Y) \leftarrow Rr$ NoneSTDY $\leftarrow g,Rr$ Store Indirect with Displacement $(Z) \leftarrow Rr$ NoneSTZ, RrStore Indirect and Pro-Dec. $(Z) \leftarrow Rr - (Z + 1)$ NoneST-Z, RrStore Indirect and Pro-Dec. $Z \leftarrow Z \cdot 1, (Z) \leftarrow Rr$ NoneSTDZ $\leftarrow Rr$ Store Indirect and Pro-Dec. $Z \leftarrow Z \cdot 1, (Z) \leftarrow Rr$ NoneSTSk. RrStore Indirect and Pro-Dec. $Z \leftarrow Z \cdot 1, (Z) \leftarrow Rr$ NoneSTSk. RrStore Indirect with Displacement $(Z + U - Rr)$ NoneLPMRd, ZLoad Program MemoryRd $\leftarrow (Z)$ NoneLPMRd, ZLoad Program Memory and Post-IncRd $\leftarrow (Z)$ NoneStore Program MemoryRd $\leftarrow (Z)$ NoneNoneStore Program MemoryRd $\leftarrow PR$ NoneNoneStore Program MemoryRd $\leftarrow PR$ NoneNoneOUTP, RrOut PortRd $\leftarrow PR$ NoneOUTP, RrOut PortRd $\leftarrow PR$ NonePDFRdPog Register from StackRd $\leftarrow STACK$ NoneStore Program MemoryStore Frogram MemoryNoneNoneStore Program MemoryPog RegisterNoneNoneDUTP, RrOut PortRd $\leftarrow PR$ NoneStore Program MemoryStore Frogram MemoryRd $\leftarrow STACK$ NoneDUSHRrPog Register from StackRd $\leftarrow STACK$ NoneStore Program MemoryRd $\leftarrow Start Rd(R)$ None </td <td>2</td>	2
STD         Y+q,Rr.         Store Indirect with Displacement         (Y+q)+Rr.         None         [2]           ST         Z,R         Store Indirect and Post-Inc.         (Z)+Rr.         None         22           ST         Z,R         Store Indirect and Post-Inc.         (Z)+Rr.         None         22           ST         Z+Q,Rr         Store Indirect and Post-Inc.         (Z)+CR.         None         22           ST         Z+Q,Rr         Store Indirect and Post-Inc.         (Z)+CR.         None         22           ST         Store Indirect with Displacement         (Z)+Q)+CR         None         22           ST         K,R         Store Direct to SRAM         (N)+Rr         None         32           LPM         Lead Program Memory         Rd+CQ         None         33           SPM         Store Program Memory         Rd+CQ         None         14           OUT         P,R         OutPort         Rd+CQ         None         12           NUT         P,Rr         OutPort         Rd+STACK         None         2           ST         Rd         Por Register from Stack         STACK+Rr         None         2           ST         Rd         Logical Shift Loft <td>STD         Y+q.Rr         Store Indirect with Displacement         (Y - q) - Rr         None           ST         Z. Rr         Store Indirect and Post-Inc.         (Z) - Rr.         None           ST         Z. R.R         Store Indirect and Pre-Dec.         Z - 2.1 (Z) - Rr.         None           ST         Z. R.R         Store Indirect and Pre-Dec.         Z - 2.1 (Z) - Rr.         None           STD         Z. R.R         Store Indirect with Displacement         (Z + 0) - Rr.         None           STS         K. Rr         Store Direct to SRAM         (b) - Rr.         None           LPM         Load Program Memory         Rd - (Z)         None         None           LPM         Rd.Z         Load Program Memory         Rd - (Z)         None           SPM         Store Program Memory         CJ - Rt.Ro         None         None           DVM         Rd.Z         Load Program Memory         CJ - Rt.Ro         None           DVM         Rd.Z         Load Program Memory         CJ - Rt.Ro         None           DVT         P. Rt         Out Port         Rd - Ro         None           DVT         Rd         Post Register ton Stack         STA - STACK         None           DVT         Rd</td> <td>2</td>	STD         Y+q.Rr         Store Indirect with Displacement         (Y - q) - Rr         None           ST         Z. Rr         Store Indirect and Post-Inc.         (Z) - Rr.         None           ST         Z. R.R         Store Indirect and Pre-Dec.         Z - 2.1 (Z) - Rr.         None           ST         Z. R.R         Store Indirect and Pre-Dec.         Z - 2.1 (Z) - Rr.         None           STD         Z. R.R         Store Indirect with Displacement         (Z + 0) - Rr.         None           STS         K. Rr         Store Direct to SRAM         (b) - Rr.         None           LPM         Load Program Memory         Rd - (Z)         None         None           LPM         Rd.Z         Load Program Memory         Rd - (Z)         None           SPM         Store Program Memory         CJ - Rt.Ro         None         None           DVM         Rd.Z         Load Program Memory         CJ - Rt.Ro         None           DVM         Rd.Z         Load Program Memory         CJ - Rt.Ro         None           DVT         P. Rt         Out Port         Rd - Ro         None           DVT         Rd         Post Register ton Stack         STA - STACK         None           DVT         Rd	2
STZ. $hr$ Store indirect and Post-Inc.(Z) $\leftarrow Rr$ , $Z \leftarrow Z + 1$ None2STZ. $Rr$ Store indirect and Pre-Dac. $Z \leftarrow Z - 1$ , $Z > Rr$ None2STDZ- $qRr$ Store indirect and Pre-Dac. $Z \leftarrow Z - 1$ , $Z > Rr$ None2STDZ- $qRr$ Store indirect and Pre-Dac. $Z \leftarrow Z - 1$ , $Z > Rr$ None2STDZ- $qRr$ Store indirect with Displacement $(Z + Q - Rr$ None2LPMR.Load Program MemoryR0 $\leftarrow (Z)$ None3LPMRd, ZLoad Program MemoryRd $\leftarrow (Z)$ None3SPMRd, ZLoad Program MemoryRd $\leftarrow (Z)$ None1OUTP, RrLoad Program MemoryRd $\leftarrow P$ None1OUTP, RrOur PortRd $\leftarrow P$ None1OUTP, RrOur PortSTACKNone2POPRdPop Register from StackRd $\leftarrow STACK$ None2POPRdLogical Sinit LoftRd(h) $\leftarrow Rd(h)$ , Rd(h) $\leftarrow d$ Z, $CN_N$ 1LSLRdLogical Sinit RightRd(h) $\leftarrow Rd(h)$ , Rd(h) $\leftarrow d$ Z, $CN_N$ 1RdLogical Sinit RightRd(h) $\leftarrow Rd(h)$ , Rd(h) $\leftarrow d$ Z, $CN_N$ 1RdRRdAntimetic Sinit RightRd(h) $\leftarrow Rd(h)$ , Rd(h) $\leftarrow d$ Z, $CN_N$ 1RdRRdAntimetic Sinit RightRd(h) $\leftarrow Rd(h)$ Rd(h) $\leftarrow Rd(h)$ Z, $CN_N$ 1RdRRdAntimetic Sinit RightRd(h) $\leftarrow Rd(h)$ </td <td>STZ. RrStore Indirect(Z) <math>\leftarrow</math> Rr, Z - Z + 1NoneSTZ. R.Store Indirect and Pre-Dec.(Z) <math>\leftarrow</math> Rr, Z - Z + 1NoneST0Z. R.Store Indirect and Pre-Dec.(Z + Z + 1, (Z) <math>\leftarrow</math> RrNoneST0Z+Q.RStore Indirect MID Explacement(Z + Q) <math>\leftarrow</math> RrNoneST0Z+Q.RStore Indirect MID Explacement(Z + Q) <math>\leftarrow</math> RrNoneLPMExplanation(Z + Q) <math>\leftarrow</math> RrNoneLPMRd.ZLoad Program MemoryRd <math>\leftarrow</math> (Z)NoneLPMRd, Z +Load Program MemoryRd <math>\leftarrow</math> (Z)NoneLPMRd, Z +Load Program Memory(Z) <math>\leftarrow</math> St.RnNoneSMRd, Z +Load Program Memory(Z) <math>\leftarrow</math> St.RnNonePMRd, Z +Load Program MemoryRd <math>\leftarrow</math> PNoneOUTP, RrOut PortRd <math>\leftarrow</math> PNoneOUTP, RrOut PortSt.ACK <math>\leftarrow</math> RrNonePDPRdPop Register from StackSTACK <math>\leftarrow</math> RrNonePDT St.NUSTRUCTIONSSt.Bt In I/O RegisterL/O(P,b) <math>\leftarrow</math> 0NoneCBIP,bClear Bt In V/O RegisterL/O(P,b) <math>\leftarrow</math> 0NoneCBIRdLogical Shift RightRd(n), Rd(n) <math>\leftarrow</math> 0Z.C.N.VROLRdRotate Right Through CarryRd(n), Rd(n) <math>\leftarrow</math> 0Z.C.N.VRORRdAnthrmeic Shift RightRd(n) <math>\leftarrow</math> Rd(n) <math>\leftarrow</math> Rd(n) <math>\leftarrow</math> Rd(n) <math>\leftarrow</math> Rd(n) <math>\leftarrow</math> Rd(n)Rd(Rd(n) <math>\leftarrow</math> Rd(n) <math>\leftarrow</math> Rd(n)</td> <td>2</td>	STZ. RrStore Indirect(Z) $\leftarrow$ Rr, Z - Z + 1NoneSTZ. R.Store Indirect and Pre-Dec.(Z) $\leftarrow$ Rr, Z - Z + 1NoneST0Z. R.Store Indirect and Pre-Dec.(Z + Z + 1, (Z) $\leftarrow$ RrNoneST0Z+Q.RStore Indirect MID Explacement(Z + Q) $\leftarrow$ RrNoneST0Z+Q.RStore Indirect MID Explacement(Z + Q) $\leftarrow$ RrNoneLPMExplanation(Z + Q) $\leftarrow$ RrNoneLPMRd.ZLoad Program MemoryRd $\leftarrow$ (Z)NoneLPMRd, Z +Load Program MemoryRd $\leftarrow$ (Z)NoneLPMRd, Z +Load Program Memory(Z) $\leftarrow$ St.RnNoneSMRd, Z +Load Program Memory(Z) $\leftarrow$ St.RnNonePMRd, Z +Load Program MemoryRd $\leftarrow$ PNoneOUTP, RrOut PortRd $\leftarrow$ PNoneOUTP, RrOut PortSt.ACK $\leftarrow$ RrNonePDPRdPop Register from StackSTACK $\leftarrow$ RrNonePDT St.NUSTRUCTIONSSt.Bt In I/O RegisterL/O(P,b) $\leftarrow$ 0NoneCBIP,bClear Bt In V/O RegisterL/O(P,b) $\leftarrow$ 0NoneCBIRdLogical Shift RightRd(n), Rd(n) $\leftarrow$ 0Z.C.N.VROLRdRotate Right Through CarryRd(n), Rd(n) $\leftarrow$ 0Z.C.N.VRORRdAnthrmeic Shift RightRd(n) $\leftarrow$ Rd(n) $\leftarrow$ Rd(n) $\leftarrow$ Rd(n) $\leftarrow$ Rd(n) $\leftarrow$ Rd(n)Rd(Rd(n) $\leftarrow$ Rd(n)	2
STZ, RrStore Indirect and Proc-Inc. $(2) \in R, 2, -2, -1$ None2ST-Z, RrStore Indirect and Proc-Dac. $Z + q_L + Rr$ None2STDZ-q, RrStore Indirect with Displacement $(Z + q_L + Rr$ None2STSK, RrStore Indirect with Displacement $(Z + q_L + Rr$ None2STSK, RrStore Direct to SRAM $(W + Rr$ None2LPMLoad Program MemoryRd $\leftarrow (Z)$ None3JPMRd, ZLoad Program Memory and Post-IncRd $\leftarrow (Z)$ None3SPMRdStore Program Memory and Post-IncRd $\leftarrow (Z)$ None1INRd, PIn PortRd $\leftarrow P$ None1OUTP, RrOut PortRd $\leftarrow P$ None1PUSHRrPush Register on StackSTACK $\leftarrow Rr$ None2POPRdPop Register from StackRd $\leftarrow STACK$ None2CBIADB UT-EST INSTUCTIONSStatin I/O RegisterI/O(P_L) $-0$ None2SLSRdLogical Shift RightRd(n+1) $\leftarrow Rd(n)$ , Rd(0) $\leftarrow 0$ Z, C, N1RdLogical Shift RightRd(n+1) $\leftarrow Rd(n)$ , Rd(n+1) $\leftarrow Rd(n)$ Z, C, N1RdLogical Shift RightRd(n+1) $\leftarrow Rd(n)$ , Rd(n+1) $\leftarrow Rd(n)$ Z, C, N1RdLogical Shift RightRd(n+1) $\leftarrow Rd(n)$ , Rd(n+1) $\leftarrow Rd(n)$ Z, C, N1RdLogical Shift RightRd(n+1) $\leftarrow Rd(n)$ Rd(n+1) $\leftarrow Rd(n)$ Z, C, N <t< td=""><td>ST2, RtStore Indirect and Posinc.<math>(2, -R, 2, -Z, +1)</math>NoneSTZ, RiStore Indirect and Pre-Dec.<math>Z - Z + 1, (2, -Rt)</math>NoneSTDZ + Q, RStore Indirect with Displacement<math>(2 + q) - Rt</math>NoneSTSk, RrStore Direct to SRAM<math>(k) - Rt</math>NoneDIMLoad Program MemoryR0 - (2)NoneLPMLoad Program MemoryRd - (2), Z - (24)NoneSPMStore Direct to SRAM(k) - RtNoneSPMStore Program MemoryRd - (2), Z - (24)NoneNoneStore Program MemoryRd - (2), Z - (24)NoneNMRd, PIn PortRd - PNoneNUTP, RrOut PortP - krNonePUSHRrPush Register on StackSTACKNonePDPRdSet Bit in UO RegisterUO(P,b) - 1NoneSBIP.bSet Bit in UO RegisterUO(P,b) - 0NoneLSLRdLogical Shift LeftRd(n) - Rd(n), Rd(n) - 0Z C.N.VLSLRdLogical Shift LeftRd(n) - Rd(n+1), Rd(n), C-Rd(n)Z C.N.VROLRdRotate Left Through CarryRd(n) - Rd(n+1), Rd(n), C-Rd(n)Z C.N.VRORRdAntimetic Shift RightRd(n) - Rd(n+1), Rd(n), C-Rd(n)Z C.N.VRORRdAntimetic Shift RightRd(n) - Rd(n+1), Rd(n), C-Rd(n)Z C.N.VRORRdAntimetic Shift RightRd(n) - Rd(n+1), Rd(n), C-Rd(n)Z C.N.VRORRdA</td><td>2</td></t<>	ST2, RtStore Indirect and Posinc. $(2, -R, 2, -Z, +1)$ NoneSTZ, RiStore Indirect and Pre-Dec. $Z - Z + 1, (2, -Rt)$ NoneSTDZ + Q, RStore Indirect with Displacement $(2 + q) - Rt$ NoneSTSk, RrStore Direct to SRAM $(k) - Rt$ NoneDIMLoad Program MemoryR0 - (2)NoneLPMLoad Program MemoryRd - (2), Z - (24)NoneSPMStore Direct to SRAM(k) - RtNoneSPMStore Program MemoryRd - (2), Z - (24)NoneNoneStore Program MemoryRd - (2), Z - (24)NoneNMRd, PIn PortRd - PNoneNUTP, RrOut PortP - krNonePUSHRrPush Register on StackSTACKNonePDPRdSet Bit in UO RegisterUO(P,b) - 1NoneSBIP.bSet Bit in UO RegisterUO(P,b) - 0NoneLSLRdLogical Shift LeftRd(n) - Rd(n), Rd(n) - 0Z C.N.VLSLRdLogical Shift LeftRd(n) - Rd(n+1), Rd(n), C-Rd(n)Z C.N.VROLRdRotate Left Through CarryRd(n) - Rd(n+1), Rd(n), C-Rd(n)Z C.N.VRORRdAntimetic Shift RightRd(n) - Rd(n+1), Rd(n), C-Rd(n)Z C.N.VRORRdAntimetic Shift RightRd(n) - Rd(n+1), Rd(n), C-Rd(n)Z C.N.VRORRdAntimetic Shift RightRd(n) - Rd(n+1), Rd(n), C-Rd(n)Z C.N.VRORRdA	2
ST         2, Rr         Store Indirect and Pre-Dec.         2, -1, (2) (-, Rr         None         2           STD         Z+q,Rr         Store Indirect with Displacement         (2 + q) -, Rr         None         2           STS         k, Rr         Store Indirect with Displacement         (4) + Rr         None         2           LPM         Laad Program Memory         R0 + (2)         None         3           LPM         Rd, Z         Laad Program Memory and Post-Inc         Rd + (2, Z + 2+1)         None         3           LPM         Rd, Z         Laad Program Memory and Post-Inc         Rd + (2, Z + 2+1)         None         1           SPM         Isore Program Memory and Post-Inc         Rd + P         None         1           OUT         P, Rr         Out Port         Rd + P         None         1           OUT         P, Rr         Out Port Register on Stack         Rd + STACK         None         2           DP         Rd         Pog Register from Stack         Rd + STACK         None         2           DIT AND ETT-EST VETCUTCOM         Zecuny         None         2         2, N, V         1           Star A dista Englist In UR Register         UO(P,b) - 1         None         2, C, N, V	ST-Z, RrStore Indirect and Pre-Dec. $Z \leftarrow Z - 1, (Z) \leftarrow Rr$ NoneSTDZ/q, QrStore Indirect with Displacement $(Z \leftarrow Q) \leftarrow Rr$ NoneSTSk, RrStore Direct to SRAM $(k) \leftarrow Rr$ NoneLPMMLoad Program MemoryR0 $\leftarrow (Z)$ NoneLPMRd, ZLoad Program MemoryRd $\leftarrow (Z), Z \leftarrow Z+1$ NoneLPMRd, Z+Load Program Memory and Post-IncRd $\leftarrow (Z), Z \leftarrow Z+1$ NoneSPMStore Program MemoryRd $\leftarrow (Z), Z \leftarrow Z+1$ NonePMRd, PIn PortRd $\leftarrow P$ NoneOUTP, RrOut PortRd $\leftarrow P$ NonePUSHRdPush Register on StackSTACK $\leftarrow Rr$ NonePDRdPogregister from StackRd $\leftarrow STACK$ NoneSIP.bStatist in UC RegisterUO(P.b) $\leftarrow 1$ NoneCBIP.bStatist in UC RegisterUO(P.b) $\leftarrow 1$ NoneCBIP.bClear Bit in UR RegisterRd(n+1) $\leftarrow Rd(n), Rd(0) \leftarrow 0$ Z,C.N.VROLRdRd tablet Through CarryRd(n+1) $\leftarrow Rd(n), Rd(n), C-Rd(T)$ Z,C.N.VRORRdRotate Left Through CarryRd(n) $\leftarrow Rd(n+1), Rd(n), C-Rd(T)$ Z,C.N.VSWAPRdArithmetic Shift RightRd(n) $\leftarrow Rd(n+1), Rd(n), C-Rd(T)$ Z,C.N.VSWAPRdArithmetic Shift RightRd(n) $\leftarrow Rd(n+1), Rd(n), C-Rd(T)$ Z,C.N.VSWAPRdArithmetic Shift RightRd(n) $\leftarrow Rd(n+1), Rd(n), C-Rd(T)$ Z,C.N.VSWAPRd </td <td>2</td>	2
STDZ+q,RrStore Indirect with Displacement $(Z + q) \leftarrow Rr$ None2STSk, krStore Direct to SRAM(k) $\leftarrow Rr$ None2STSk, krStore Direct to SRAM(k) $\leftarrow Rr$ None3STMLoad Program MemoryR0 $\leftarrow (Z)$ None3LPMRd, ZLoad Program Memory of Rd $\leftarrow (Z)$ None3SPMRd, ZLoad Program Memory of Post-IncRd $\leftarrow (Z)$ , Z - Z+1None3SPMStore Program Memory of Post-IncRd $\leftarrow (Z)$ , Z - Z+1None1UTP, RrOut PortRd $\leftarrow P$ None1PUSHRrPush Register on StackSTACK $\leftarrow Rr$ None2DPORdPop Register from StackSTACK $\leftarrow Rr$ None2BIT AND BIT-TEST INSTRUCTIONSStat Bit In I/O RegisterI/O(P,b) $\leftarrow 1$ None2SRIP,bSet Bit In I/O RegisterI/O(P,b) $\leftarrow 1$ None2LSLRdLogical Shift LightRd(n) $\leftarrow Rd(n), Rd(0) \leftarrow 0$ Z,C,N,V1ROLRdRotate Edit In Irough CarnyRd(n) $\leftarrow Rd(n+1),Rd(n), C, -Rd(1)$ Z,C,N,V1ROLRdActitate Edit Through CarnyRd(n) $\leftarrow Rd(n+1),Rd(n), C, -Rd(1)$ Z,C,N,V1ROLRdActitate Edit Through CarnyRd(n) $\leftarrow Rd(n+1),Rd(n), C, -Rd(1)$ Z,C,N,V1ROLRdActitate Edit Through CarnyRd(n) $\leftarrow Rd(n+1),Rd(1), C, -Rd(1)$ Z,C,N,V1ROLRdActitate Edit Th	STDZ+q,RrStore Indirect with Displacement $(2 + q) + Rr$ NoneSTSk, RrStore Direct to SRAM(k) $-Rr$ NoneSTSk, RrStore Direct to SRAM(k) $-Rr$ NoneLPMRd, ZLoad Program MemoryRd $-(2)$ NoneLPMRd, ZLoad Program MemoryRd $-(2)$ NoneLPMRd, ZLoad Program MemoryRd $-(2)$ NoneSPMStore Program Memory(Z) $-R1:R0$ NoneSPMStore Program Memory(Z) $-R1:R0$ NoneOUTP, RrOut PortP $-Rr$ NonePUSHRrPuth Register on StackSTACK $-Rr$ NonePOPRdPogegister from StackRd $-STACK$ NoneBIT-AND BIT-TEST INSTRUCTIONSState In I/O RegisterI/O(P.b) $-1$ NoneCBIP.bClear Bit in I/O RegisterI/O(P.b) $-1$ NoneCBIRdLogical Shift EightRd(n) $-Rd(n+1), Rd(n) - Clear Z, CN, VRORRdRd Rotate Right Through CarryRd(n) -Rd(n+1), Rd(n-2), Z, CN, VRORRdAtthree Shift RightRd(n) -Rd(n+1), Rd(n-2), Z, CN, VSWAPRdSwap NibblesRd(n) -Rd(n+1), Rd(n-2), Z, CN, VSWAPRdAtthree Shift RightRd(n) -Rd$	2
STSk, RrStore Direct o SRAM(b, RrNone2LPMK, RrLoad Program MemoryR0 - (2)None0.00.0LPMRd, ZLoad Program Memory and Post-IncRd - (2) < - Z+11	STSk, RrStore Direct DSRAM(μ) ← RrNoneLPMLoad Program MemoryR0 ← (2)NoneLPMRd, ZLoad Program Memory and Pos1-IncRd ← (2), Z ← 2+1NoneLPMRd, ZLoad Program Memory and Pos1-IncRd ← (2), Z ← 2+1NoneIPMRd, PIn PortRd ← 0, Z ← 2+1NoneINNRd, PIn PortRd ← PNoneINNRd, POut PortRd ← PNonePUSHRrPus Register on StackSTACK ← RrNonePDPRdPop Register from StackSTACK ← RrNonePDFRdPop Register from StackUO(P, b) ← 1NoneCBIP.bSet Bit In IO RegisterUO(P, b) ← 1NoneCBIP.bClear Bit in IO RegisterUO(P, b) ← 1NoneCBIRdLogical Shift LRiptRd(n) ← Rd(n), Rd(n) ← 0Z, C, N, VCRRdRd tarbeight Through CaryRd(n) ← Rd(n), C, -Rd(n)Z, C, N, VSWAPRdArithmetic Shift RiptRd(n) ← Rd(n), C, -Rd(n)Z, C, N, VSWAPRdArithmetic Shift RiptSHEG(s) ← 1SHEG(s)SWAPRdSwap NiblesSHEG(s) ← 1SHEG(s)SWAP </td <td>2</td>	2
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	LPMmLoad Program MemoryR0 + (Z)NoneLPMRd, ZLoad Program MemoryRd + (Z)NoneLPMRd, ZLoad Program Memory and PositineRd + (Z), Z + Z+1NoneSPMMStore Program Memory(Z) + R1:R0NoneNMRd, PIn PortRd H PNoneNRd, POut PortP - RrNonePUSHRrPush Register on StackRd + P STACK - RrNonePDPRdPog Register from StackRd + STACK - RrNoneBIT AND BIT-TEST INTERCTIONSStatk in UO RegisterI/O(P,b) + 0NoneCBIP,bSet Bit in UO RegisterI/O(P,b) + 0NoneLSLRdLogical Shift LeftRd(n+1) + Rd(n), Rd(0) + 0Z,C,N,VLSRRdLogical Shift RightRd(n) + Rd(n+1), Rd(0), C-Rd(7)Z,C,N,VRORRdRotate Right Through CarryRd(n) - Rd(n+1), Rd(n), C-Rd(7)Z,C,N,VSWAPRdArithmic Shift RightRd(n) - Rd(n+1), Rd(n, O, C-Rd(7)Z,C,N,VSWAPRdSace physical State StateSREG(s) - 1SREG(s)BSTsFlag SetSREG(s) - 1SREG(s)SREG(s)SWAPRd, bBit load from Tio Register to TT - CRd(1)Rd(1)Rd(1)SKIPsFlag Set GrayC + 0CC,N,VSKIPSet CarryC + 0CC,N,VSETSFlag Set GrayC + 1CCLCCiter Carry <t< td=""><td>2</td></t<>	2
LPMRd, ZLaad Program Memory and Post-IncRd $\leftarrow$ (2), Z $\leftarrow$ 21None9.3LPMRd, Z+Load Program Memory and Post-IncRd $\leftarrow$ (2), Z $\leftarrow$ 2.1None0.6SMStore Program Memory(2) $\leftarrow$ R1: R0None0.7INRd, PIn PortRd $\leftarrow$ PNone0.1OUTP, RrOut PortRd $\leftarrow$ PNone0.1OUTP, RrOut PortRd $\leftarrow$ PNone0.1DPMRdPop Register from StackSTACK $\leftarrow$ RrNone0.2POPRdPop Register from StackSTACK $\leftarrow$ RrNone2.2DRTAND BT-TEST-WSTRUCTONSSet Bit In I/O RegisterUO(P,b) $\leftarrow$ 1None2.2SBIP,bSet Bit In U/O RegisterUO(P,b) $\leftarrow$ 1None2.2CBIRdLogical Shift RightRd(n+1) $\leftarrow$ Rd(n), Rd(0) $\leftarrow$ 0Z.C.N.V1RORRdRotate Left Through CarryRd(0) $\leftarrow$ CRd(n+1) $\leftarrow$ Rd(0), C-Rd(0)Z.C.N.V1RORRdArthmetic Shift RightRd(0) $\leftarrow$ Rd(n+1) $\leftarrow$ Rd(0), C-Rd(0)Z.C.N.V1SWAPRdSam PhobesRd(3.0) $\leftarrow$ Rd(1), Alg(1, Al	LPMRd, ZLoad Program Memory and Post-IncRd $\leftarrow$ (Z)NoneLPMRd, Z+Load Program Memory and Post-IncRd $\leftarrow$ (Z) $\leftarrow$ 22.1NoneSPMStore Program Memory(Z) $\leftarrow$ R1:R0NoneINRd, PIn PortRd $\leftarrow$ PNoneOUTP, RrOut PortRd $\leftarrow$ PNonePUSHRrPush Register on StackSTACK $\leftarrow$ RrNonePOPRdPog Register from StackSTACK $\leftarrow$ RrNoneBIT AND BIT-TEST INSTRUCTOSTStatistical Statistical	
LPMRd, Z+Load Program Memory and Post-IncRd $\leftarrow$ (Z), Z $\leftarrow$ Z+1None9SPMStore Program Memory(Z) $\leftarrow$ R1; R0None-NRd, PIn PortRd $\leftarrow$ PNone-QUTP, RrOut PortP $\leftarrow$ RrNone1PUSHRrPush Register on StackSTACK $\leftarrow$ RrNone2POPRdPop. Register from StackSTACK $\leftarrow$ RrNone2BTRrPush Register on StackRd $\leftarrow$ STACKNone2CBIP.b.Set Bit In VO RegisterI/O(P.b) $\leftarrow$ 1None2CBIP.b.Clear Bit In UO RegisterI/O(P.b) $\leftarrow$ 1None2CBIRdLogical Shift LeftRd(n+1) $\leftarrow$ Rd(n), Rd(n) $\leftarrow$ DZ, C, N/1ROLRdRd acta Left Through CarryRd(n) $\leftarrow$ Rd(n+1), Rd(n), C-Rd(n)Z, C, N/1RORRdRotate Left Through CarryRd(n) $\leftarrow$ Rd(n+1), Rd(n), C-Rd(n)Z, C, N/1SMAPRdSava NibblesRd(2) $\leftarrow$ Rd(n+1), Rd(n), C-Rd(n)Z, C, N/1SMAPRdSava NibblesSREG(s) -1	LPMRd, Z+Load Program Memory and Post-IncRd $\leftarrow$ (Z), $Z \leftarrow$ Z+1NoneSPMStore Program Memory(Z) $\leftarrow$ R1:R0NoneINRd, PIn PortRd $\leftarrow$ PNoneOUTP, RrOut PortP $\leftarrow$ RrNonePUSHRrPush Register on StackRd $\leftarrow$ STACK $\leftarrow$ RrNoneBTADD BIT-TEST INSTRUCTIONSStable for StackRd $\leftarrow$ STACKNoneSBIP,bSet Bit in I/O RegisterI/O(P,b) $\leftarrow$ 1NoneCBIP,bClear Bit in I/O RegisterI/O(P,b) $\leftarrow$ 0NoneLSLRdLogical Shift RightRd(n+1) $\leftarrow$ Rd(n+1), C+Rd(n), C+Rd(r)Z, C, N, VLSRRdLogical Shift RightRd(n) $\leftarrow$ Rd(n+1), C+Rd(n), C+Rd(r)Z, C, N, VROLRdRotate Left Through CarryRd(n) $\leftarrow$ Rd(n+1), C+Rd(n)Z, C, N, VRORRdArotate Right Through CarryRd(n) $\leftarrow$ Rd(n+1), C+Rd(n)Z, C, N, VRNPRdSwap NibblesRd(3, 0)Rd(r, 4), Rd(7, 4), -Rd(7, 3, 0)NoneSBSTaFlag SetSREG(s) $\leftarrow$ 1SREG(s)BCLRaFlag ClearSREG(s) $\leftarrow$ 0SREG(s)SECSet CarryC $\leftarrow$ 0CCL2IC Clear CarryC $\leftarrow$ 0CSL3Set Garge FlagN $\leftarrow$ 0NoneSECSet CarryC $\leftarrow$ 0CSECSet Signed Test FlagS $\leftarrow$ 1CCL2IC Clear CarryC $\leftarrow$ 0ZSL4Global Interrupt Enable <td></td>	
SPMStore Program Memory(Z) $\leftarrow$ R1:R0None-INRd, PIn PortRd $\leftarrow$ PNone1OUTP, RrOut PortP $\leftarrow$ RrNone1PUSHRrPush Register from StackSTACK $\leftarrow$ RrNone2POPRdPop Register from StackSTACK $\leftarrow$ RrNone2BIT AND BIT-TEST INSTRUCTIONSStatkMa( $\leftarrow$ STACKNone2SBIP,bStatk in VO RegisterVO(P,b) $\leftarrow$ 0None2CBIP,bClear Bin I/O RegisterVO(P,b) $\leftarrow$ 0None2LSLRdLogical Shift LeftRd(n) $\leftarrow$ Rd(n+1) $\leftarrow$ Rd(n)(C,-Rd(7)Z,C,N,V1LSRRdLogical Shift RightRd(n) $\leftarrow$ Rd(n+1), C=Rd(n)(C,-Rd(7)Z,C,N,V1RORRdRotate Right Through CarryRd(n) $\leftarrow$ Rd(n+1), C=Rd(n)(C,-Rd(7)Z,C,N,V1RORRdAnthmetic Shift RightRd(n) $\leftarrow$ Rd(n+1), Rd(n)(C,-Rd(7)Z,C,N,V1SWAPRdAnthmetic Shift RightRd(n) $\leftarrow$ Rd(n+1), Rd(n)(C,-Rd(7)Z,C,N,V1BSTsFlag SetSREG(s) $\leftarrow$ 1SREG(s)1BSTsFlag SetSREG(s) $\leftarrow$ 1SREG(s)1BCLRsFlag SetSREG(s) $\leftarrow$ 1C1BCLsStore from Register to TT $\leftarrow$ Rt(b)T1BLDRd, bBt Roaf rom Tio Register to TT $\leftarrow$ Rt(b)T1SECSet Singe TestSet Singe Test<	SPMStore Program Memory $(2) \leftarrow R1:R0$ NoneINRd, PIn PortRd $\leftarrow$ PNoneOUTP, RrOut PortP $\leftarrow$ RrNonePUSHRrPush Register on StackSTACK $\leftarrow$ RrNonePOPRdPop Register from StackSTACK $\leftarrow$ RrNoneBIT AND BIT-TEST INSTRUCTIONSStel Bit in I/O RegisterI/O(P,b) $\leftarrow$ 1NoneCBIP,bSet Bit in I/O RegisterI/O(P,b) $\leftarrow$ 0NoneCBIP,bClear Bit in I/O RegisterI/O(P,b) $\leftarrow$ 0NoneCBIRdLogical Shift RightRd(n) $\leftarrow$ Rd(n+1) $\leftarrow$ Rd(n), Rd(0) $\leftarrow$ 0Z,C,N,VLSLRdLogical Shift RightRd(n) $\leftarrow$ Rd(n+1) $\leftarrow$ Rd(n), C-Rd(r)Z,C,N,VRORRdRotate Right Through CarryRd(r) $\leftarrow$ Rd(n+1), Rd(r), C-Rd(r)Z,C,N,VSWAPRdSavap NibbiesSREG(s) $\leftarrow$ 1SREG(s)BSETsFlag SetSREG(s) $\leftarrow$ 1SREG(s)BCLRsFlag ClearSREG(s) $\leftarrow$ 0SREG(s)BLDRd, bBit Store from Register to TT $\leftarrow$ Rt(b) $\leftarrow$ TNoneSECSet CarryC $\leftarrow$ 1CCCLIClear Zeor FlagZ $\leftarrow$ 0ZSELSet Set Sarged Set Signed Test FlagN $\leftarrow$ 1ZCLIClear Zeor FlagZ $\leftarrow$ 0ZSELSet Sarged Test FlagS $\leftarrow$ 1ZCLIClear Zeor FlagS $\leftarrow$ 0SSETSet Signed Test FlagS $\leftarrow$ 0S </td <td></td>	
NRd, PIn PortRd $\leftarrow$ PNone1OUTP, RrOut PortPortP $\leftarrow$ RrNone11OUTP, RrOut PortSTACK $\leftarrow$ RrNone22POPRdPop Register from StackSTACK $\leftarrow$ RrNone22PDPRdPop Register from StackRd $\leftarrow$ STACKNone22BIT AND BIT-TEST INSTRUCTIONSSet Bit in I/O Register $VO(P,b) \leftarrow 1$ None22CBIP.bSet Bit in I/O Register $VO(P,b) \leftarrow 0$ None22CBIRdLogical Shift RightRd(n) $\leftarrow$ Rd(n), Rd(0) $\leftarrow 0$ Z,C,N11RORdLogical Shift RightRd(n) $\leftarrow$ Rd(n+1), C+Rd(n), C+Rd(n)Z,C,N11RORRdRotate Left Through CarryRd(0) $\leftarrow$ Rd(n+1), C+Rd(n), Z,C,N,V11RORRdArithmetic Shift RightRd(n) $\leftarrow$ Rd(n+1), C+Rd(n), Z,C,N,V11SWAPRdSwap NibblesRd(3, O) $\leftarrow$ Rd(n+1), C+Rd(0)Z,C,N,V11BSETsFlag SetSREG(s) $\leftarrow 1$ SREG(s)11BSETsFlag ClearSREG(s) $\leftarrow 1$ SREG(s)11BCRsFlag ClearSREG(s) $\leftarrow 1$ SREG(s)11BCRsFlag ClearSREG(s) $\leftarrow 1$ SREG(s)11BCRsFlag ClearSREG(s) $\leftarrow 1$ SREG(s)11BCRSet CarryC $\leftarrow 0$ C $\leftarrow 1$ C ( $\leftarrow 1$ 11SEDSet Negative FlagN $\leftarrow 0$ N11 <t< td=""><td>NRd, PIn PortRd <math>\leftarrow</math> PNoneOUTP, RrOut PortP <math>\leftarrow</math> RrNonePUSHRrPush Register on StackSTACK <math>\leftarrow</math> RrNonePOPRdPop Register from StackRd <math>\leftarrow</math> STACKNoneBIT AND BIT-TEST INSTRUCTIONSI/O(P.b) <math>\leftarrow</math>1NoneSBIP.bSet Bit in I/O RegisterI/O(P.b) <math>\leftarrow</math>0NoneCBIP.bClear Bit in I/O RegisterI/O(P.b) <math>\leftarrow</math>0NoneLSLRdLogical Shift LeftRd(n+1) <math>\leftarrow</math> Rd(n), Rd(0) <math>\leftarrow</math>0Z.C.N.VRORRdRd Itsight Through CarryRd(D) <math>\leftarrow</math>-C.Rd(n+1), Rd(7) <math>\leftarrow</math>0Z.C.N.VRORRdRotate Left Through CarryRd(T) <math>\leftarrow</math>-C.Rd(n+1), C=Rd(0)Z.C.N.VRASRdArithmetic Shift RightRd(n) <math>\leftarrow</math>Rd(n+1), Rd(7) <math>\leftarrow</math>0Z.C.N.VSWAPRdSwap NibblesRd(3Q) <math>\leftarrow</math>Rd(n+1), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(3Q) <math>\leftarrow</math>Rd(n+1), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(3Q) <math>\leftarrow</math>Rd(n+1), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(3Q) <math>\leftarrow</math>Rd(n+1), Rd(n), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(3Q) <math>\leftarrow</math>Rd(n+1), Rd(n), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(1), <math>\leftarrow</math>Rd(n+1), Rd(n), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(1), <math>\leftarrow</math>Rd(n+1), Rd(n), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(1), <math>\leftarrow</math>Rd(n+1), Rd(n), C=Rd(0)Z.C.N.VSWAPRdSwap</td><td>-</td></t<>	NRd, PIn PortRd $\leftarrow$ PNoneOUTP, RrOut PortP $\leftarrow$ RrNonePUSHRrPush Register on StackSTACK $\leftarrow$ RrNonePOPRdPop Register from StackRd $\leftarrow$ STACKNoneBIT AND BIT-TEST INSTRUCTIONSI/O(P.b) $\leftarrow$ 1NoneSBIP.bSet Bit in I/O RegisterI/O(P.b) $\leftarrow$ 0NoneCBIP.bClear Bit in I/O RegisterI/O(P.b) $\leftarrow$ 0NoneLSLRdLogical Shift LeftRd(n+1) $\leftarrow$ Rd(n), Rd(0) $\leftarrow$ 0Z.C.N.VRORRdRd Itsight Through CarryRd(D) $\leftarrow$ -C.Rd(n+1), Rd(7) $\leftarrow$ 0Z.C.N.VRORRdRotate Left Through CarryRd(T) $\leftarrow$ -C.Rd(n+1), C=Rd(0)Z.C.N.VRASRdArithmetic Shift RightRd(n) $\leftarrow$ Rd(n+1), Rd(7) $\leftarrow$ 0Z.C.N.VSWAPRdSwap NibblesRd(3Q) $\leftarrow$ Rd(n+1), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(3Q) $\leftarrow$ Rd(n+1), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(3Q) $\leftarrow$ Rd(n+1), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(3Q) $\leftarrow$ Rd(n+1), Rd(n), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(3Q) $\leftarrow$ Rd(n+1), Rd(n), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(1), $\leftarrow$ Rd(n+1), Rd(n), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(1), $\leftarrow$ Rd(n+1), Rd(n), C=Rd(0)Z.C.N.VSWAPRdSwap NibblesRd(1), $\leftarrow$ Rd(n+1), Rd(n), C=Rd(0)Z.C.N.VSWAPRdSwap	-
$OUT$ P, Rr $Out Port$ P + RrNone1PUSHRrPush Register on StackSTACK $\leftarrow$ RrNone2POPRdPop Register from StackRd $\leftarrow$ STACKNone2BIT AND BIT-TEST INSTRUCTIONSNone10(P,b) $\leftarrow$ 1None2SBIP,bSet Bit in I/O RegisterI/O(P,b) $\leftarrow$ 0None2CBIP,bClear Bit in I/O RegisterI/O(P,b) $\leftarrow$ 0None2LSLRdLogical Shift LeftRd(nt) $\leftarrow$ Rd(nt), Rd(0) $\leftarrow$ 0Z,C,N,V11LSRRdLogical Shift RightRd(nt) $\leftarrow$ Rd(nt) $\leftarrow$ Rd(nt), C,-Rd(nt)Z,C,N,V11ROLRdRotate Left Through CarryRd(nt) $\leftarrow$ Rd(nt) $\leftarrow$ Rd(nt), C,-Rd(nt)Z,C,N,V11RSRRdAntimetic Shift RightRd(nt) $\leftarrow$ Rd(nt) $\leftarrow$ Rd(nt), C,-Rd(nt)Z,C,N,V11SWAPRdSwap NibblesRd(3, $\bigcirc$ C, A,IR(7, 4),-Rd(3,0,0)None11BSTsFlag SetSREG(s) $\leftarrow$ 0SREG(s)11BCRsFlag ClearSREG(s) $\leftarrow$ 1SREG(s)11BLRRd, bBit Load rom To Register to TT $\leftarrow$ Rn(b)T11BLRd, bBit Load rom To Register to TC $\leftarrow$ 0C $\leftarrow$ 111SECSet CarryC $\leftarrow$ 1C $\leftarrow$ 11111SECSet CarryC $\leftarrow$ 1Z $\leftarrow$ 02111SECSet Set CarryC $\leftarrow$ 0Z $\leftarrow$ 01111SETSet Zer Fla	OUTP, RrOut PortP $\leftarrow$ RrNonePUSHRrPush Register on StackSTACK $\leftarrow$ RrNonePUSPRdPop Register from StackSTACK $\leftarrow$ RrNoneBIT AND BIT-TESTStatkRd $\leftarrow$ STACKNoneSBIP,bSet Bit in I/O RegisterI/O(P,b) $\leftarrow$ 1NoneCBIP,bClear Bit in I/O RegisterI/O(P,b) $\leftarrow$ 0NoneLSLRdLogical Shift LeftRd(n1) $\leftarrow$ Rd(n1), Rd(0) $\leftarrow$ 0Z,C,N,VROLRdRotate Left Through CarryRd(0) $\leftarrow$ C,Rd(n+1), Rd(7) $\leftarrow$ 0Z,C,N,VRORRdRotate Right Through CarryRd(0) $\leftarrow$ C,Rd(n+1), C=Rd(0)Z,C,N,VSWAPRdArithmetic Shift RightRd(n) $\leftarrow$ Rd(n+1), n=0.6Z,C,N,VSWAPRdArithmetic Shift RightRd(n) $\leftarrow$ Rd(n+1), n=0.6Z,C,N,VSWAPRdSwap NibblesRd(3.0), CRd(7.4), Rd(7.4), AR(d7.6))NoneBESTsFlag SetSREG(s) $\leftarrow$ 1SREG(s)BCLRsFlag SetSREG(s)TTBLDRd, bBit Isoter from Register to TT $\leftarrow$ Rt(b)TSELSet CarryC $\leftarrow$ 1CCCLCSet CarryC $\leftarrow$ 1ZCSELSet Negative FlagN $\leftarrow$ 0NSSEZISet Set Regative FlagS $\leftarrow$ 1ZCL1Global Interrupt EnableI $\leftarrow$ 1I 1CCL2Global Interrupt EnableI $\leftarrow$ 0I 1SSE	
PUSHRrPush Register on StackSTACK $\leftarrow$ RrNone2POPRdPop Register from StackRd $\leftarrow$ STACKNone2POFRdPop Register from StackRd $\leftarrow$ STACKNone2BIT AND BIT-TEST/UCTIONSSet Bit in I/O RegisterI/O(P.b) $\leftarrow$ 1None2CBIP.bSet Bit in I/O RegisterI/O(P.b) $\leftarrow$ 0None2CBIP.bClear Bit In I/O RegisterI/O(P.b) $\leftarrow$ 0None2CBIRdLogical Shift RightRd(n) $\leftarrow$ Rd(n+1) $\leftarrow$ Rd(n), Rd(0) $\leftarrow$ 0Z.C.N.V1LSRRdLogical Shift RightRd(n) $\leftarrow$ Rd(n+1) $\leftarrow$ Rd(n), Cd-Rd(n)Z.C.N.V1RORRdRotate Right Through CarryRd(r) $\leftarrow$ Rd(n+1), Rd(r), Cd-Rd(n)Z.C.N.V1SWAPRdArithmetic Shift RightRd(n) $\leftarrow$ Rd(n+1), Rd(r), Cd-Rd(n)Z.C.N.V1SWAPRdSwap NibblesRd(3.0) $\leftarrow$ Rd(r,4), Rd(r,4) $\leftarrow$ Rd(3.0)None1BSTSFlag ClearSREG(s) $\leftarrow$ 0SREG(s)1BSTRr, bBit Store from Register to TT $\leftarrow$ Rt(b) $\leftarrow$ TNone1SECSet CarryC $\leftarrow$ 1C $\leftarrow$ 0C1SECSet Negative FlagN $\leftarrow$ 1None1SECSet Set CarryC $\leftarrow$ 0C $\leftarrow$ 111CLNClear Zeor FlagZ $\leftarrow$ 0C $\leftarrow$ 111SECSet Set Rogative FlagN $\leftarrow$ 0C $\leftarrow$ 011SET<	PUSHRrPush Register on StackSTACK $\leftarrow$ RrNonePOPRdPop Register from StackRd $\leftarrow$ STACKNoneBIT ANDETT-TEST INSTUCTIONSSBIP.bSet Bit in I/O RegisterI/O(P.b) $\leftarrow$ 1NoneCBIP.bClear Bit in I/O RegisterI/O(P.b) $\leftarrow$ 0NoneLSLRdLogical Shift LeftRd(n+1) $\leftarrow$ Rd(n), Rd(0) $\leftarrow$ 0Z,C,N VROLRdRotate Left Through CarryRd(n) $\leftarrow$ Rd(n+1), Rd(7) $\leftarrow$ 0Z,C,N VRORRdRd Rotate Left Through CarryRd(n) $\leftarrow$ Rd(n+1), Rd(n), C,CRd(0)Z,C,N,VSWAPRdAstate Left Through CarryRd(n) $\leftarrow$ Rd(n+1), Rd(n), C,CRd(0)Z,C,N,VSWAPRdAstate Left Through CarryRd(n) $\leftarrow$ Rd(n+1), Rd(n), C,CRd(0)Z,C,N,VSWAPRdSwap NibblesRd(3, Q) $\leftarrow$ Rd(n+1), Rd(n), Rd(3, Q)NoneBSTsFlag SetSREG(s) $\leftarrow$ 1SREG(s)BCLRsFlag SetSREG(s) $\leftarrow$ 1SREG(s)BSTR, bBit Store from Register to TT $\leftarrow$ Rt(b) $\leftarrow$ TNoneSECISet CarryC $\leftarrow$ 1C CCLCClear CarryC $\leftarrow$ 1C CSEG(s)SEXISet Regative FlagN $\leftarrow$ 1NCLASet Regative FlagN $\leftarrow$ 0NSEZSEIGlobal Interrupt EnableI $\leftarrow$ 1I CCL2Global Interrupt EnableI $\leftarrow$ 0I SESEIGlobal Interrupt EnableS $\leftarrow$ 1S	
POPRdPop Register from StackRd $\leftarrow$ STACKNone2BIT AND BIT-TEST INSTRUCTIONSSBIP,bSet Bit in I/O Register $UO(P,b) \leftarrow 1$ None2CBIP,bClear Bit in I/O Register $UO(P,b) \leftarrow 0$ None2LSLRdLogical Shift LeftRd(n) $\leftarrow$ Rd(n), Rd(0) $\leftarrow 0$ Z,C,N,V1LSRRdLogical Shift RightRd(n) $\leftarrow$ Rd(n+1), Ed(7) $\leftarrow 0$ Z,C,N,V1ROLRdRotate Left Through CarryRd(0) $\leftarrow$ C,Rd(n) $\leftarrow$ Rd(n+1), C $\leftarrow$ Rd(7)Z,C,N,V1RORRdRotate Left Through CarryRd(0) $\leftarrow$ C,Rd(n) $\leftarrow$ Rd(n+1), C $\leftarrow$ Rd(7)Z,C,N,V1SWAPRdSwap NibblesRd(1) $\leftarrow$ Rd(n+1), C $\leftarrow$ Rd(0)Z,C,N,V1BSTsFlag SetSREG(s) $\leftarrow 1$ SREG(s)1BCLRsFlag SetSREG(s) $\leftarrow 1$ SREG(s)1BLDRd, bBit load from T to Register oTT $\leftarrow$ Rt/DT1ILCLear CarryC $\leftarrow 1$ C C1SECSet Negative FlagN $\leftarrow 0$ N1SEISet Negative FlagN $\leftarrow 0$ N1SEISet Alogative FlagN $\leftarrow 0$ N1SEIGlobal Interrupt EnableI $\leftarrow 1$ 11CL2Clear Zaro FlagZ $\leftarrow 0$ Z1SEIGlobal Interrupt EnableI $\leftarrow 0$ I1SEIGlobal Interrupt EnableI $\leftarrow 0$ I1SEIGlobal In	POPRdPop Register from StackRd $\leftarrow$ STACKNoneBIT AND BIT-TEST INJETRUCTIONSSBIP,bSet Bit in I/O RegisterI/O(P,b) $\leftarrow 1$ NoneCBIP,bClear Bit in I/O RegisterI/O(P,b) $\leftarrow 0$ NoneLSLRdLogical Shift LeftRd(n+1) $\leftarrow$ Rd(n), Rd(n) $\leftarrow 0$ Z,C,N,VLSRRdLogical Shift RightRd(n) $\leftarrow$ Rd(n+1) $\leftarrow$ Rd(n), C,-Rd(7)Z,C,N,VROLRdRotate Left Through CarryRd(1) $\leftarrow$ CRd(n+1) $\leftarrow$ Rd(n), C,-Rd(7)Z,C,N,VRORRdRd Rotate Right Through CarryRd(1) $\leftarrow$ CRd(n+1) $\leftarrow$ Rd(n), C,-Rd(7)Z,C,N,VSWAPRdSwap NibblesRd(3) $\leftarrow$ CRd(n+1) $\leftarrow$ Rd(n), C,-Rd(7)Z,C,N,VSWAPRdArithmetic Shift RightRd(n) $\leftarrow$ Rd(n+1), n=0.6Z,C,N,VSWAPRdSwap NibblesRd(3) $\leftarrow$ Rd(7, 4) $\leftarrow$ Rd(3,0)NoneBSETsFlag SetSREG(s) $\leftarrow$ 1SREG(s)BCLRsFlag SetSREG(s) $\leftarrow$ 1SREG(s)BCLRsFlag SetSREG(s) $\leftarrow$ 0TBLDRd, bBit load from To Register to TT $\leftarrow$ Rd(b) $\leftarrow$ TNoneSECSet CarryC $\leftarrow$ 1CCCL1Clear CarryC $\leftarrow$ 1ZSELSet Negative FlagN $\leftarrow$ 0NSEZSet Set Negative FlagN $\leftarrow$ 0NSEZClear CarryC $\leftarrow$ 1ZCL1Global Interrupt EnableI $\leftarrow$ 11CL2Global Interrupt Enable <td></td>	
BIT AND BIT-TEST INSTRUCTIONSSBIP.bSet Bit in I/O RegisterI/O(P,b) $\leftarrow 1$ None2CBIP.bClear Bit in I/O RegisterI/O(P,b) $\leftarrow 0$ None2CBIRdLogical Shift LeftRd(n+1) $\leftarrow Rd(n), Rd(0) \leftarrow 0$ Z,C,N,V1LSRRdLogical Shift RightRd(n+1), CRd(n), C+Rd(7)Z,C,N,V1ROLRdRotate Left Through CarryRd(7)—C,Rd(n+1), C-Rd(7)Z,C,N,V1ASRRdRotate Right Through CarryRd(7)—C,Rd(n)—E,Rd(n),C,C-Rd(7)Z,C,N,V1ASRRdArithmetic Shift RightRd(n)—C,Rd(n-1), n=0.6Z,C,N,V1SWAPRdSwap NibblesRd(3, 0)—Rd(7, 4),Rd(7, 4)—Rd(3, 0)None1BSETsFlag SetSREG(s) $\leftarrow 1$ SREG(s)1BCLRsFlag SetSREG(s) $\leftarrow 0$ SREG(s)1BLDRd, bBit Store from Register to TT $\leftarrow Rr(b)$ T1BLDRd, bBit Store from Register to TT $\leftarrow Rr(b)$ T1CLCClear CarryC $\leftarrow 0$ C $\leftarrow 1$ C1CLSet CarryC $\leftarrow 0$ X1SEISet CarryC $\leftarrow 0$ Z1CLNClear Agaitve FlagN $\leftarrow 0$ N1CLClear Agaitve FlagZ $\leftarrow 0$ Z1SEIGlobal Interrupt EnableI $\leftarrow 1$ 11CLClear Zero FlagS $\leftarrow 0$ S11SES	BIT AND BIT-TEST INSTRUCTIONSSBIP.bSet Bit in I/O RegisterI/O(P,b) $\leftarrow 1$ NoneCBIP.bClear Bit in I/O RegisterI/O(P,b) $\leftarrow 0$ NoneLSLRdLogical Shift LeftRd(n+1) $\leftarrow$ Rd(n), Rd(0) $\leftarrow 0$ Z,C,N,VLSRRdLogical Shift RightRd(n) $\leftarrow$ Rd(n+1), Rd(7) $\leftarrow 0$ Z,C,N,VROLRdRotate Left Through CarryRd(0) $\leftarrow$ C,Rd(n+1), Rd(r),C, $\leftarrow$ -Rd(7)Z,C,N,VASRRdRotate Right Through CarryRd(0) $\leftarrow$ C,Rd(n+1), Rd(r),C, $\leftarrow$ -Rd(7)Z,C,N,VASRRdA rithmetic Shift RightRd(n) $\leftarrow$ Rd(n+1), n=0.6Z,C,N,VSWAPRdSwep NibblesRd(3.0) $\leftarrow$ Rd(n+1), n=0.6Z,C,N,VBSTsFlag SetSREG(s) $\leftarrow 1$ SREG(s)BCLRsFlag ClearSREG(s) $\leftarrow 0$ SREG(s)BCLRsFlag ClearSREG(s) $\leftarrow 0$ SREG(s)BSTRt, bBit Store from Register to TT $\leftarrow Rr(b)$ TBLDRd, bBit ald from T to RegisterRd(b) $\leftarrow T$ NoneSECSet CarryC $\leftarrow 0$ CCCLClear Alegative FlagN $\leftarrow 0$ NSEISet Zero FlagZ $\leftarrow 0$ ZCLClear Zero FlagZ $\leftarrow 0$ ZCLClear Zero FlagZ $\leftarrow 0$ ZSEIGlobal Interrupt EnableI $\leftarrow 0$ ICLClear Zero FlagS $\leftarrow 1$ SSESLSet Signed Test FlagS $\leftarrow 0$ S<	
SBIP,bSet Bit in VO Register $VO(P,b) \leftarrow 1$ None2CBIP,bClear Bit in VO Register $VO(P,b) \leftarrow 0$ None2LSLRdLogical Shift LeftRd(n+1) $\leftarrow Rd(n,h)$ , Rd(n) $\leftarrow 0$ Z, C, N,V11LSRRdLogical Shift RightRd(n) $\leftarrow Rd(n+1)$ , Rd(7) $\leftarrow 0$ Z, C, N,V11ROLRdRotate Left Through CarryRd(n) $\leftarrow Rd(n+1)$ , Rd(7) $\leftarrow 0$ Z, C, N,V11RORRdRotate Right Through CarryRd(7) $\leftarrow Rd(n+1)$ , Rd(7), C+Rd(7)Z, C, N,V11SWAPRdAntametic Shift RightRd(7) $\leftarrow Rd(n+1)$ , Rd(7, 4), $\leftarrow Rd(3,0)$ None11SWAPRdSwap NibblesRd(3,0) $\leftarrow Rd(7,4)$ , Rd(7,4), $\leftarrow Rd(3,0)$ None11BSTsFlag SetSREG(s) $\leftarrow 1$ SREG(s)11BCLRsFlag SetSREG(s) $\leftarrow 0$ SREG(s)11BLDRd, bBit Store from Register to TT $\leftarrow R(t)$ T11BLDRd, bBit Store from Register to TT $\leftarrow R(t)$ C $\leftarrow 0$ 11SECSet CarryC $\leftarrow 1$ C $\leftarrow 0$ 11SECSet CarryC $\leftarrow 0$ C11SEINClear ArgyN $\leftarrow 0$ N11CL2Clear Carer FlagZ $\leftarrow 0$ Z11SEIGlobal Interrupt EnableI $\leftarrow 0$ I $\leftarrow 0$ 11CL3Clear Zero FlagS $\leftarrow 1$ S $\leftarrow 0$ S11CL4Global Interrupt EnableI $\leftarrow 0$ I $\leftarrow 0$ </td <td>SBIP,bSet Bit in I/O RegisterI/O(P,b) ← 1NoneCBIP,bClear Bit in I/O RegisterI/O(P,b) ← 0NoneLSLRdLogical Shift LeftRd(n+1) ← Rd(n), Rd(0) ← 0Z,C,N,VLSRRdLogical Shift RightRd(n) ← Rd(n+1), Rd(n) ← 0,0Z,C,N,VROLRdRotate Left Through CarryRd(n) ← Rd(n+1), C,−Rd(n)Z,C,N,VRORRdRotate Right Through CarryRd(r) ← C,Rd(n) ← Rd(n+1), C,−Rd(n)Z,C,N,VASRRdArithmetic Shift RightRd(n) ← Rd(n+1), n=0.6Z,C,N,VSWAPRdSwap NibblesRd(a, 0, ← Rd(r, 4), ⊢Rd(a, 0)NoneBSETsFlag SetSREG(s) ← 1SREG(s)BCLRsFlag ClearSREG(s) ← 0SREG(s)BCLRsFlag ClearSREG(s) ← 0SREG(s)BLDRd, bBit loaf form To Register to TT ← Rt(b)TBLDRd, bBit loaf form To Register to TC ← 0CSECSet CarryC ← 1CCCLCClear Argative FlagN ← 0NSEZSENIGlobal Interrupt PlasableN ← 0NSEZISet Zero FlagZ ← 0ZCLClear Zero FlagZ ← 0ZSESEZIGlobal Interrupt DisableI ← 1ICLGlobal Interrupt DisableI ← 0ISESESIGlobal Interrupt DisableS ← 1SCLSClear Si</td> <td>2</td>	SBIP,bSet Bit in I/O RegisterI/O(P,b) ← 1NoneCBIP,bClear Bit in I/O RegisterI/O(P,b) ← 0NoneLSLRdLogical Shift LeftRd(n+1) ← Rd(n), Rd(0) ← 0Z,C,N,VLSRRdLogical Shift RightRd(n) ← Rd(n+1), Rd(n) ← 0,0Z,C,N,VROLRdRotate Left Through CarryRd(n) ← Rd(n+1), C,−Rd(n)Z,C,N,VRORRdRotate Right Through CarryRd(r) ← C,Rd(n) ← Rd(n+1), C,−Rd(n)Z,C,N,VASRRdArithmetic Shift RightRd(n) ← Rd(n+1), n=0.6Z,C,N,VSWAPRdSwap NibblesRd(a, 0, ← Rd(r, 4), ⊢Rd(a, 0)NoneBSETsFlag SetSREG(s) ← 1SREG(s)BCLRsFlag ClearSREG(s) ← 0SREG(s)BCLRsFlag ClearSREG(s) ← 0SREG(s)BLDRd, bBit loaf form To Register to TT ← Rt(b)TBLDRd, bBit loaf form To Register to TC ← 0CSECSet CarryC ← 1CCCLCClear Argative FlagN ← 0NSEZSENIGlobal Interrupt PlasableN ← 0NSEZISet Zero FlagZ ← 0ZCLClear Zero FlagZ ← 0ZSESEZIGlobal Interrupt DisableI ← 1ICLGlobal Interrupt DisableI ← 0ISESESIGlobal Interrupt DisableS ← 1SCLSClear Si	2
CBIP,bClear Bit in I/O RegisterI/O (P,b) $\leftarrow 0$ None2LSLRdLogical Shift LeftRd(n+1) $\leftarrow$ Rd(n), Rd(0) $\leftarrow 0$ Z,C,N,V11LSRRdLogical Shift LeftRd(n) $\leftarrow$ Rd(n+1), Rd(7) $\leftarrow 0$ Z,C,N,V11LSRRdRotate Left Through CarryRd(0) $\leftarrow$ Rd(n+1), Rd(7) $\leftarrow 0$ Z,C,N,V11ROLRdRotate Right Through CarryRd(7) $\leftarrow$ C,Rd(n+1), $\leftarrow$ Rd(0)Z,C,N,V11RORRdAntimetic Shift RightRd(n) $\leftarrow$ Rd(n+1), n=0.6Z,C,N,V11SWAPRdSwap NibblesRd(3.0) $\leftarrow$ Rd(7.4), Rd(7.4), eRd(3.0)None11BSET\$Flag SetSREG(s) $\leftarrow 1$ SREG(s)11BCLR\$Flag ClearSREG(s) $\leftarrow 0$ SREG(s)11BLDRd, bBit load from To Register to TT $\leftarrow$ Rt(b)T11BLDRd, bBit load from To RegisterRd(b) $\leftarrow$ TNone11SECSet CarryC $\leftarrow 0$ C $\leftarrow 0$ C111CLAClear Xegative FlagN $\leftarrow 0$ N11SEZSet Negative FlagZ $\leftarrow 0$ Z $\leftarrow 0$ 211SEZGlobal Interrupt EnableI $\leftarrow 0$ 11111SEZClear Xegative FlagS $\leftarrow 1$ S $\leftarrow 0$ S11SEZGlobal Interrupt EnableI $\leftarrow 0$ 11111SESClear Xegative FlagS $\leftarrow 1$ S $\leftarrow 0$ S11SESSet Signed Test FlagS	CBIP,bClear Bit in I/O RegisterI/O(P,b) $\leftarrow 0$ NoneLSLRdLogical Shift LeftRd(n+1) $\leftarrow$ Rd(n,1), Rd(0) $\leftarrow 0$ Z,C,N,VLSRRdLogical Shift RightRd(n) $\leftarrow$ Rd(n+1), Rd(n), C=0Z,C,N,VROLRdRotate Left Through CarryRd(0) $\leftarrow$ C,Rd(n+1), $\leftarrow$ Rd(n), C,C,Rd(7)Z,C,N,VRORRdRotate Right Through CarryRd(7) $\leftarrow$ C,Rd(n+1), $\leftarrow$ Rd(n), C,C,Rd(7)Z,C,N,VASRRdAntimetic Shift RightRd(3, 0) $\leftarrow$ Rd(n+1), n=0.6Z,C,N,VSWAPRdSwap NibblesRd(3, 0) $\leftarrow$ Rd(n+1), n=0.6Z,C,N,VSWAPRdSwap NibblesRd(3, 0) $\leftarrow$ Rd(n+1), n=0.6Z,C,N,VBSETsFlag SetSREG(s) $\leftarrow$ 1SREG(s)BCLRsFlag ClearSREG(s) $\leftarrow$ 1SREG(s)BCLRsFlag ClearSREG(s) $\leftarrow$ 0SREG(s)BLDRd, bBit load from Register 0 TT $\leftarrow$ Rt(b)TBLDRd, bBit load from to RegisterRd(b) $\leftarrow$ TNoneSECLSet CarryC $\leftarrow$ 1CCLCLear Asing Varier FlagN $\leftarrow$ 1NSEZSet Negative FlagN $\leftarrow$ 0NSEZGlobal Interrupt EnableI $\leftarrow$ 11CLGlobal Interrupt DisableI $\leftarrow$ 11SEZGlobal Interrupt EnableI $\leftarrow$ 01SESGlobal Interrupt DisableI $\leftarrow$ 01SESGlobal Interrupt DisableI $\leftarrow$ 0SSESGlobal Interru	
LSLRdLogical Shift Left $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$ Z, C, N, V1LSRRdLogical Shift Right $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ Z, C, N, V1ROLRdRotate Left Through Carry $Rd(0) \leftarrow C, Rd(n+1), C, Rd(7)$ Z, C, N, V1RORRdRotate Left Through Carry $Rd(7) \leftarrow C, Rd(n+1), C, Rd(7)$ Z, C, N, V1ASRRdArithmetic Shift Right $Rd(7) \leftarrow C, Rd(n+1), C, -Rd(0)$ Z, C, N, V1SWAPRdSwap Nibbles $Rd(3, 0) \leftarrow Rd(n+1), C, -Rd(0)$ Z, C, N, V1BSETsFlag SetSREG(s) $\leftarrow 1$ SREG(s)1BSTR, bBit Store from Register to TT $\leftarrow Rt(b)$ T1BLDRd, bBit load from T to RegisterRd(b) $\leftarrow T$ None1SECSet CarryC $\leftarrow -1$ C11CLCClear CarryC $\leftarrow 0$ N1SENSet Store JragX $\leftarrow 0$ N1SEZSet ZarryC $\leftarrow 0$ N1CLAClear ArryC $\leftarrow 0$ N1CLAClear Store JragZ $\leftarrow 1$ Z1SEZSet ZarryC $\leftarrow 1$ Z1CLAClear Store JragZ $\leftarrow 1$ Z1CLAClear ArryC $\leftarrow 0$ N1SEZSet Zaro FlagZ $\leftarrow 1$ Z1CLAGlobal Interrupt EnableI $\leftarrow 0$ I $\leftarrow 0$ 1SESSet Signed Test FlagS $\leftarrow 0$ </td <td>LSLRdLogical Shift Left<math>Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0</math>Z,C,N,VLSRRdLogical Shift Right<math>Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0</math>Z,C,N,VROLRdRotate Left Through Carry<math>Rd(0) \leftarrow C, Rd(n+1), Rd(7) \leftarrow 0</math>Z,C,N,VRORRdRotate Right Through Carry<math>Rd(0) \leftarrow C, Rd(n+1), Rd(n), C \leftarrow Rd(7)</math>Z,C,N,VASRRdArithmetic Shift Right<math>Rd(7) \leftarrow C, Rd(n+1), n=0.6</math>Z,C,N,VSWAPRdSwap Nibbles<math>Rd(3.0) \leftarrow Rd(n+1), n=0.6</math>Z,C,N,VSWAPRdSwap Nibbles<math>Rd(3.0) \leftarrow Rd(7.4), Rd(7.4) \leftarrow Rd(3.0)</math>NoneBSTsFlag SetSREG(s) <math>\leftarrow 1</math>SREG(s)BCLRsFlag ClearSREG(s) <math>\leftarrow 1</math>SREG(s)BSTRr, bBit Store from Register to TT <math>\leftarrow R(tb)</math>TBLDRd, bBit load from T to RegisterRd(b) <math>\leftarrow T</math>NoneSECSet CarryC <math>\leftarrow 0</math>CCCLCClear CarryC <math>\leftarrow 0</math>CCSENASet Negative FlagN <math>\leftarrow 0</math>NCLNClear Asequive FlagN <math>\leftarrow 0</math>NZSE2Global Interrupt EnableI <math>\leftarrow 0</math>IICL2Clear Zeo FlagZ <math>\leftarrow 0</math>ZZSE3Global Interrupt DisableI <math>\leftarrow 0</math>IISE4Global Interrupt DisableI <math>\leftarrow 0</math>IISE5Global Interrupt DisableS <math>\leftarrow 0</math>SSSE4Set Signed Test FlagS <math>\leftarrow 0</math>SS</td> <td></td>	LSLRdLogical Shift Left $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$ Z,C,N,VLSRRdLogical Shift Right $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$ Z,C,N,VROLRdRotate Left Through Carry $Rd(0) \leftarrow C, Rd(n+1), Rd(7) \leftarrow 0$ Z,C,N,VRORRdRotate Right Through Carry $Rd(0) \leftarrow C, Rd(n+1), Rd(n), C \leftarrow Rd(7)$ Z,C,N,VASRRdArithmetic Shift Right $Rd(7) \leftarrow C, Rd(n+1), n=0.6$ Z,C,N,VSWAPRdSwap Nibbles $Rd(3.0) \leftarrow Rd(n+1), n=0.6$ Z,C,N,VSWAPRdSwap Nibbles $Rd(3.0) \leftarrow Rd(7.4), Rd(7.4) \leftarrow Rd(3.0)$ NoneBSTsFlag SetSREG(s) $\leftarrow 1$ SREG(s)BCLRsFlag ClearSREG(s) $\leftarrow 1$ SREG(s)BSTRr, bBit Store from Register to TT $\leftarrow R(tb)$ TBLDRd, bBit load from T to RegisterRd(b) $\leftarrow T$ NoneSECSet CarryC $\leftarrow 0$ CCCLCClear CarryC $\leftarrow 0$ CCSENASet Negative FlagN $\leftarrow 0$ NCLNClear Asequive FlagN $\leftarrow 0$ NZSE2Global Interrupt EnableI $\leftarrow 0$ IICL2Clear Zeo FlagZ $\leftarrow 0$ ZZSE3Global Interrupt DisableI $\leftarrow 0$ IISE4Global Interrupt DisableI $\leftarrow 0$ IISE5Global Interrupt DisableS $\leftarrow 0$ SSSE4Set Signed Test FlagS $\leftarrow 0$ SS	
LSRRdLogical Shift RightRd(n) $\leftarrow$ Rd(n+1), Rd(7) $\leftarrow$ 0Z, C, N, V1ROLRdRotate Left Through CarryRd(0) $\leftarrow$ C, Rd(n+1), $\leftarrow$ Rd(n), $C \leftarrow$ Rd(7)Z, C, N, V1RORRdRd antimetic Shift RightRd(7) $\leftarrow$ C, Rd(n+1), $\leftarrow$ Rd(n), $C \leftarrow$ Rd(0)Z, C, N, V1RORRdAntimetic Shift RightRd(7) $\leftarrow$ Rd(n+1), n=0.6Z, C, N, V1SWAPRdSwap NibblesRd(3, 0) $\leftarrow$ Rd(7, 4), Rd(7, 4), Rd(7, 4), CRd(3, 0)None1BSTsFlag ClearSREG(s) $\leftarrow$ 1SREG(s)1BCLRsFlag ClearSREG(s) $\leftarrow$ 0SREG(s)1BSTRr, bBit Store from Register to TT $\leftarrow$ Rt(b)T1BLDRd, bBit load from T to RegisterRd(b) $\leftarrow$ TNone1SECSet CarryC $\leftarrow$ 1C11CLCClear CarryC $\leftarrow$ 0N1SENSet Negative FlagN $\leftarrow$ 0N1SEZSet Set Zero FlagZ $\leftarrow$ 0Z1SEZSet Zero FlagZ $\leftarrow$ 0Z1Global Interrupt DisableI $\leftarrow$ 0I11SESSet Signed Test FlagS $\leftarrow$ 1S11SESSet Signed Test FlagS $\leftarrow$ 0S11SESSet Signed Test FlagS $\leftarrow$ 0S11SESSet Signed Test FlagS $\leftarrow$ 0S11SEVSet Signed Test FlagS	LSRRdLogical Shift RightRd(n) $\leftarrow Rd(n+1), Rd(7) \leftarrow 0$ Z.C.N.VROLRdRotate Left Through CarryRd(0) $\leftarrow$ C,Rd(n+1), Rd(n), C $\leftarrow$ Rd(7)Z,C.N.VRORRdRotate Right Through CarryRd(7) $\leftarrow$ C,Rd(n) $\leftarrow$ Rd(n+1), C $\leftarrow$ Rd(0)Z,C.N.VASRRdArithmetic Shift RightRd(n) $\leftarrow$ Rd(n+1), n=0.6Z,C.N.VSWAPRdSwap NibblesRd(3,.0) $\leftarrow$ Rd(7.4), Rd(7.4) $\leftarrow$ Rd(3.0)NoneBSETsFlag SetSREG(s) $\leftarrow 1$ SREG(s)BCLRsFlag ClearSREG(s) $\leftarrow 0$ SREG(s)BSTRr, bBit Store from Register to TT $\leftarrow$ R(b)TBLDRd, bBit load from T to RegisterRd(b) $\leftarrow$ TNoneSECSet CarryC $\leftarrow 1$ CCLCClear CarryC $\leftarrow 0$ CSENSet Negative FlagN $\leftarrow 0$ NSEZSet Set Negative FlagX $\leftarrow 0$ NCL1Clear ArryC $\leftarrow 0$ ZCL2Clear Set Tero FlagZ $\leftarrow 0$ ZSEIGlobal Interrupt EnableI $\leftarrow 1$ ICL1Global Interrupt EnableI $\leftarrow 0$ ISESSet Signed Test FlagS $\leftarrow 0$ SSEVASet Signed Test FlagS $\leftarrow 0$ SSEVSet Signed Test FlagS $\leftarrow 0$ SSEVSet Signed Test FlagS $\leftarrow 0$ SSEVSet Store Complement Overflow.V $\leftarrow 1$ VCLVClear Signed Test FlagS $\leftarrow 0$ S	
ROLRdRotate Left Through Carry $Rd(0) \leftarrow C,Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7)$ $Z,C,N,V$ 1RORRdRotate Right Through Carry $Rd(7) \leftarrow C,Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0)$ $Z,C,N,V$ 1ASRRdArithmetic Shift Right $Rd(n) \leftarrow Rd(n+1), n=0.6$ $Z,C,N,V$ 1SWAPRdSwap Nibbles $Rd(30) \leftarrow Rd(74),Rd(74) \leftarrow Rd(3.0)$ None1BSETsFlag SetSREG(s) $-1$ SREC(s)1BCLRsFlag ClearSREG(s) $-0$ SREG(s)1BSTRr, bBit Store from Register to TT $\leftarrow Rr(b)$ T1BLDRd, bBit load from T to RegisterRd(b) $\leftarrow T$ None1SECSet CarryC $\leftarrow 1$ Cc1CLCAClear CarryC $\leftarrow 0$ C1SEXSet Negative FlagN $\leftarrow 0$ N1SEZGobal Interrupt EnableI $\leftarrow 0$ Z1CL2Global Interrupt EnableI $\leftarrow 0$ I1SESGlobal Interrupt EnableI $\leftarrow 0$ I1CL3Set Signed Test FlagS $\leftarrow 1$ Sc1SESSet Signed Test FlagS $\leftarrow 0$ S1CL3Clear Scoregnement Overflow.V $\leftarrow 0$ N1CL4Set Signed Test FlagS $\leftarrow 0$ S1CL5Set Signed Test FlagS $\leftarrow 0$ S1SESSet Signed Test FlagS $\leftarrow 0$ S1CL4Set T in SREGSet T	ROLRdRotate Left Through Carry $Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C\leftarrow Rd(7)$ $Z, C, N, V$ RORRdRotate Right Through Carry $Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C\leftarrow Rd(0)$ $Z, C, N, V$ ASRRdAnthmetic Shift Right $Rd(n) \leftarrow Rd(n+1), n=0.6$ $Z, C, N, V$ SWAPRdSwap Nibbles $Rd(3, 0) \leftarrow Rd(n, 4), Rd(7, 4), -Rd(3, 0)$ NoneSBETsFlag Set $SREG(s) \leftarrow 1$ $SREG(s)$ BCLRsFlag Clear $SREG(s) \leftarrow 0$ $SREG(s)$ BTRr, bBit Store from Register to T $T \leftarrow Rr(b)$ TBLDRd, bBit load from T to Register $Rd(b) \leftarrow T$ NoneSECSet Carry $C \leftarrow 0$ CCCLCNClear Carry $C \leftarrow 0$ CSENSet Negative Flag $N \leftarrow 1$ NCLNClear Negative Flag $N \leftarrow 0$ NSEZGlobal Interrupt Enable $I \leftarrow 0$ ICLGlobal Interrupt Enable $I \leftarrow 0$ ISESSet Signed Test Flag $S \leftarrow 0$ SCLSSet Signed Test Flag $S \leftarrow 0$ SSEVASet Signed Test Flag $S \leftarrow 0$ SESSet Signed Test Flag $S \leftarrow 0$ SSEVIClear Twos Complement Overflow. $V \leftarrow 0$ $V$ CLVLear Twos Complement Overflow. $V \leftarrow 0$ $V$	
RORRdRotate Right Through Carry $Rd(7) \leftarrow Rd(n+1), C \leftarrow Rd(0)$ $Z, C, N, V$ 1ASRRdArithmetic Shift Right $Rd(n) \leftarrow Rd(n+1), n=0.6$ $Z, C, N, V$ 1SWAPRdSwap Nibbles $Rd(3.0) \leftarrow Rd(r.4), Rd(74) \leftarrow Rd(3.0)$ None1BSETsFlag SetSREG(s) $\leftarrow 1$ SREG(s)1BCLRsFlag ClearSREG(s) $\leftarrow 0$ SREG(s)1BDDRd, bBit Store from Register to T $T \leftarrow Rr(b)$ T1BLDRd, bBit load from To RegisterRd(b) $\leftarrow T$ None1SECSet CarryC $\leftarrow 1$ Cc1SENISet CarryC $\leftarrow 0$ C1SENISet Negative FlagN $\leftarrow 0$ N1SEZGear Algestive FlagN $\leftarrow 0$ N11CL2IGlobal Interrupt EnableI $\leftarrow 0$ I $\leftarrow 0$ 11CL3Global Interrupt DisableI $\leftarrow 0$ SS11SESGlobal Interrupt DisableI $\leftarrow 0$ S111SESISet Signed Test FlagS $\leftarrow 0$ S11SESGlobal Interrupt DisableI $\leftarrow 0$ S111SESGlobal Interrupt DisableI $\leftarrow 0$ S111SESGlobal Interrupt DisableI $\leftarrow 0$ S1111SESGlobal Interrupt DisableI $\leftarrow 0$ SS11	RORRdRotate Right Through CarryRd(7) $\leftarrow$ C,Rd(n) $\leftarrow$ Rd(n+1),C $\leftarrow$ Rd(0)Z,C,N,VASRRdArithmetic Shift RightRd(n) $\leftarrow$ Rd(n+1), n=0.6Z,C,N,VSWAPRdSwap NibblesRd(30) $\leftarrow$ Rd(74), $\leftarrow$ Rd(30)NoneBSTsFlag SetSREG(s) $\leftarrow$ 1SREG(s)BCLRsFlag ClearSREG(s) $\leftarrow$ 0SREG(s)BSTRr, bBit Store from Register to TT $\leftarrow$ Rt(b)TBLDRd, bBit load from T to RegisterRd(b) $\leftarrow$ TNoneSECSet CarryC $\leftarrow$ 0CCLCLear CarryC $\leftarrow$ 0CSENSet Negative FlagN $\leftarrow$ 0NSEZJoneSet Zero FlagZ $\leftarrow$ 1ZCLNClear CarryC $\leftarrow$ 0NNSEZISet Zero FlagZ $\leftarrow$ 1ZCLZIClear Zero FlagZ $\leftarrow$ 1ZCLZIClear Zero FlagZ $\leftarrow$ 1ZCLZIClear Zero FlagZ $\leftarrow$ 1ZSEZISet Zero FlagZ $\leftarrow$ 1ICLZIGlobal Interrupt EnableI $\leftarrow$ 1ICLIGlobal Interrupt EnableI $\leftarrow$ 0ISESISet Signed Test FlagS $\leftarrow$ 0SSEVISet Signed Test FlagS $\leftarrow$ 0SSEVISet Signed Test FlagS $\leftarrow$ 0SSEVISet Signed Test FlagS $\leftarrow$ 0SSEVI <td>1</td>	1
ASRRdArithmetic Shift Right $Rd(n) \leftarrow Rd(n+1), n=0.6$ $Z, C, N, V$ 1SWAPRdSwap Nibbles $Rd(30) \leftarrow Rd(n+1), n=0.6$ $Z, C, N, V$ 1BSETsFlag Set $SREG(s) \leftarrow 1$ $SREG(s)$ 1BCLRsFlag Clear $SREG(s) \leftarrow 0$ $SREG(s)$ 1BSTRr, bBit Store from Register to T $T \leftarrow Rr(b)$ T1BLDRd, bBit load from T to Register $Rd(b) \leftarrow T$ None1SEC1Set Carry $C \leftarrow 1$ None1CLC1Clear Carry $C \leftarrow 0$ C1SEN2Set Negative Flag $N \leftarrow 1$ N1CLN1Clear Vegative Flag $N \leftarrow 0$ N1SEI1Clear Zero Flag $Z \leftarrow 0$ Z1SEIGlobal Interrupt Disable $I \leftarrow 0$ I11SES1Set Signed Test Flag $S \leftarrow 0$ S1SEV2Set Signed Test Flag $S \leftarrow 0$ S1CLSClear Signed Test Flag $S \leftarrow 0$ S11CLVClear Twos Complement Overflow. $V \leftarrow 0$ $V \leftarrow 0$ $V$ 1	ASRRdArithmetic Shift RightRd(n) $\leftarrow$ Rd(n+1), n=0.6Z, C, N, VSWAPRdSwap NibblesRd(30) $\leftarrow$ Rd(n+1), n=0.6Z, C, N, VBSETsFlag SetSREC(s) $\leftarrow$ 1SREC(s)BCLRsFlag ClearSREC(s) $\leftarrow$ 1SREC(s)BSTRr, bBit tode from Register to TT $\leftarrow$ Rr(b)TBLDRd, bBit load from T to RegisterRd(b) $\leftarrow$ TNoneSECSet CarryC $\leftarrow$ 1CCLCClear CarryC $\leftarrow$ 0CSENSet Negative FlagN $\leftarrow$ 1NCLNClear Zero FlagZ $\leftarrow$ 1ZCLZSet Zero FlagZ $\leftarrow$ 1ZCLZClear Zero FlagZ $\leftarrow$ 1ZCLZGlobal Interrupt EnableI $\leftarrow$ 1ICLIGlobal Interrupt EnableI $\leftarrow$ 0ISESSet Signed Test FlagS $\leftarrow$ 1SSEVSet Signed Test FlagS $\leftarrow$ 0SSEVSet Signed Test FlagS $\leftarrow$ 0SSEVSet Signed Test FlagS $\leftarrow$ 0SSEVSet Twos Complement Overflow.V $\leftarrow$ 1VCLVClear Twos Complement OverflowV $\leftarrow$ 0VSETSet T in SREGT $\leftarrow$ 1T	
SWAPRdSwap NibblesRd(3.0) ( $-Rd(7.4), Rd(7.4) (-Rd(3.0)$ None1BSETsFlag SetSREG(s) $\leftarrow 1$ SREG(s)1BCLRsFlag ClearSREG(s) $\leftarrow 0$ SREG(s)1BSTRr, bBit Store from Register to TT $\leftarrow R(b)$ T1BLDRd, bBit load from T to RegisterRd(b) $\leftarrow$ TNone1SECSet CarryC $\leftarrow -1$ C1CLCClear CarryC $\leftarrow 0$ C1SENSet Negative FlagN $\leftarrow 1$ N1CL2Clear Negative FlagN $\leftarrow 0$ N1SEZSet Zero FlagZ $\leftarrow 1$ Z1CL2Clear Negative FlagN $\leftarrow 0$ N1SEZSet Zero FlagZ $\leftarrow 0$ Z1SEZSet Zero FlagZ $\leftarrow 0$ Z1CL2Clear Zero FlagZ $\leftarrow 0$ Z1SEIGlobal Interrupt EnableI $\leftarrow 1$ 11CL1Global Interrupt EnableI $\leftarrow 0$ S1SESSet Signed Test FlagS $\leftarrow 0$ S1SEVSet Twos Complement Overflow.V $\leftarrow 1$ V1CLVClear Twos Complement OverflowV $\leftarrow 0$ V1SETSet T in SREGT $\leftarrow 1$ T1	SWAPRdSwap NibblesRd(3.0) $\leftarrow$ Rd(7.4), Rd(7.4) $\leftarrow$ Rd(3.0)NoneBSETsFlag SetSREG(s) $\leftarrow$ 1SREG(s)BCLRsFlag ClearSREG(s) $\leftarrow$ 0SREG(s)BSTRr, bBit Store from Register to TT $\leftarrow$ Rr(b)TBLDRd, bBit load from T to RegisterRd(b) $\leftarrow$ TNoneSECSet CarryC $\leftarrow$ 1CCLCClear CarryC $\leftarrow$ 0CSENSet Negative FlagN $\leftarrow$ 1NCLNClear Negative FlagN $\leftarrow$ 0NSEZSet Zero FlagZ $\leftarrow$ 1ZCLZClear Zero FlagZ $\leftarrow$ 0ZSEIGlobal Interrupt EnableI $\leftarrow$ 1ICLIGlobal Interrupt DisableI $\leftarrow$ 0SSESSet Signed Test FlagS $\leftarrow$ 1SSESClear Signed Test FlagS $\leftarrow$ 0SSESClear Signed Test FlagS $\leftarrow$ 1SCLSClear Signed Test FlagS $\leftarrow$ 0SSEVSet Twos Complement Overflow.V $\leftarrow$ 1VSETSet T in SREGT $\leftarrow$ 1T	1
BSETsFlag SetSREG(s) $\leftarrow 1$ SREG(s)1BCLRsFlag ClearSREG(s) $\leftarrow 0$ SREG(s)1BSTRr, bBit Store from Register to TT $\leftarrow Rr(b)$ T1BLDRd, bBit load from T to RegisterRd(b) $\leftarrow T$ None1SECSet CarryC $\leftarrow 1$ C1CLCClear CarryC $\leftarrow 0$ C1SENSet Negative FlagN $\leftarrow 1$ N1CLNClear Negative FlagN $\leftarrow 0$ N1SEIGlobal Interrupt EnableI $\leftarrow 1$ I1CLIGlobal Interrupt DisableI $\leftarrow 0$ S1SESSet Signed Test FlagS $\leftarrow 0$ S1CLSClear Signed Test FlagS $\leftarrow 0$ S1CLVClear Twos Complement Overflow.V $\leftarrow 0$ V1SETSet Tin SREGT $\leftarrow 1$ T1	BSETsFlag SetSREG(s) $\leftarrow 1$ SREG(s)BCLRsFlag ClearSREG(s) $\leftarrow 0$ SREG(s)BSTRr, bBit Store from Register to TT $\leftarrow Rr(b)$ TBLDRd, bBit load from T to RegisterRd(b) $\leftarrow$ TNoneSECSet CarryC $\leftarrow 1$ CCLCClear CarryC $\leftarrow 0$ CSENSet Negative FlagN $\leftarrow 1$ NCLNClear Negative FlagN $\leftarrow 0$ NSEZSet Zero FlagZ $\leftarrow 1$ ZCLZClear Arrynt EnableI $\leftarrow 1$ ICLIGlobal Interrupt EnableI $\leftarrow 0$ ISESSet Signed Test FlagS $\leftarrow 1$ SCLSClear Signed Test FlagS $\leftarrow 0$ SSEVSet Twos Complement Overflow.V $\leftarrow 1$ VCLVClear Twos Complement OverflowV $\leftarrow 0$ VSETSet Tin SREGT $\leftarrow 1$ T	1
BCLRsFlag ClearSREG(s) $\leftarrow 0$ SREG(s)1BSTRr, bBit Store from Register to T $T \leftarrow Rr(b)$ T1BLDRd, bBit load from T to RegisterRd(b) $\leftarrow T$ None1SECSet CarryC $\leftarrow 1$ C1CLCClear CarryC $\leftarrow 0$ C1SENSet Negative FlagN $\leftarrow 1$ N1CLNClear Argative FlagN $\leftarrow 0$ N1SEZSet Zero FlagZ $\leftarrow 1$ Z1CLZClear Zero FlagZ $\leftarrow 0$ Z1SEIGlobal Interrupt EnableI $\leftarrow 1$ 11SESSet Signed Test FlagS $\leftarrow 1$ S1CLSClear Signed Test FlagS $\leftarrow 0$ S1CLVSet Twos Complement Overflow.V $\leftarrow 0$ V1SETSet T in SREGT $\leftarrow 1$ T1	BCLRsFlag ClearSREG(s) $\leftarrow 0$ SREG(s)BSTRr, bBit Store from Register to T $T \leftarrow Rr(b)$ TBLDRd, bBit load from T to RegisterRd(b) $\leftarrow T$ NoneSECSet CarryC $\leftarrow 1$ CCLCClear CarryC $\leftarrow 0$ CSENSet Negative FlagN $\leftarrow 1$ NCLNClear ArgZ $\leftarrow 1$ ZCLZSet Zero FlagZ $\leftarrow 1$ ZCLZClear Zero FlagZ $\leftarrow 0$ ZSEIGlobal Interrupt EnableI $\leftarrow 1$ ICLIGlobal Interrupt DisableI $\leftarrow 0$ ISESSet Signed Test FlagS $\leftarrow 0$ SCLSClear Signed Test FlagS $\leftarrow 0$ SSEVSet Twos Complement Overflow.V $\leftarrow 1$ VCLVClear Times Complement OverflowV $\leftarrow 0$ VSETSet T in SREGT $\leftarrow 1$ T	-
BSTRr, bBit Store from Register to TT $T \leftarrow R(b)$ T1BLDRd, bBit load from T to RegisterRd(b) $\leftarrow$ TNone1SECSet CarryC $\leftarrow$ 1C1CLCClear CarryC $\leftarrow$ 0C1SENSet Negative FlagN $\leftarrow$ 1N1CLNClear Negative FlagN $\leftarrow$ 0N1SEZSet Zero FlagZ $\leftarrow$ 1Z1CLZClear Zero FlagZ $\leftarrow$ 111CLZGlobal Interrupt EnableI $\leftarrow$ 111CLIGlobal Interrupt DisableS $\leftarrow$ 1SSSESSet Signed Test FlagS $\leftarrow$ 0S1CLSClear Signed Test FlagS $\leftarrow$ 0S1CLVSet Twos Complement OverflowV $\leftarrow$ 0V1SETSet T in SREGT $\leftarrow$ 1T1	BSTRr, bBit Store from Register to T $T \leftarrow Rr(b)$ TBLDRd, bBit load from T to RegisterRd(b) $\leftarrow$ TNoneSECSet CarryC $\leftarrow$ 1CCLCClear CarryC $\leftarrow$ 0CSENSet Negative FlagN $\leftarrow$ 1NCLNClear Negative FlagN $\leftarrow$ 0NSEZSet Zero FlagZ $\leftarrow$ 1ZCLZClear Zero FlagZ $\leftarrow$ 0ZSEIGlobal Interrupt EnableI $\leftarrow$ 1ICLIGlobal Interrupt DisableI $\leftarrow$ 0ISESSet Signed Test FlagS $\leftarrow$ 0SSEVSet Twos Complement Overflow.V $\leftarrow$ 1VCLVClear Twos Complement OverflowV $\leftarrow$ 0VSETSet T in SREGT $\leftarrow$ 1T	1
BLDRd, bBit load from T to RegisterRd(b) $\leftarrow$ TNone1SECSet Carry $C \leftarrow 1$ C1CLCClear Carry $C \leftarrow 0$ C1SENSet Negative Flag $N \leftarrow 1$ N1CLNClear Negative Flag $N \leftarrow 0$ N1SEZSet Zero Flag $Z \leftarrow 1$ Z1CLZClear Zero Flag $Z \leftarrow 0$ Z1SEIGlobal Interrupt Enable $I \leftarrow 1$ 11CLIGlobal Interrupt Disable $I \leftarrow 0$ S1SESSet Signed Test Flag $S \leftarrow 0$ S1CLSClear Signed Test Flag $S \leftarrow 0$ S1SEVSet Twos Complement Overflow. $V \leftarrow 0$ $V$ 1CLVClear Twos Complement Overflow $V \leftarrow 0$ $V$ 1SETSet T in SREG $T \leftarrow 1$ T1	BLDRd, bBit load from T to RegisterRd(b) $\leftarrow$ TNoneSECSet CarryC $\leftarrow$ 1CCLCClear CarryC $\leftarrow$ 0CSENSet Negative FlagN $\leftarrow$ 1NCLNClear Negative FlagN $\leftarrow$ 0NSEZSet Zero FlagZ $\leftarrow$ 1ZCLZClear Zero FlagZ $\leftarrow$ 0ZSEIGlobal Interrupt EnableI $\leftarrow$ 1ICLIGlobal Interrupt DisableI $\leftarrow$ 0ISESSet Signed Test FlagS $\leftarrow$ 1SCLSClear Signed Test FlagS $\leftarrow$ 0SSEVSet Twos Complement Overflow.V $\leftarrow$ 1VCLVClear Twos Complement OverflowV $\leftarrow$ 0VSETSet T in SREGT $\leftarrow$ 1T	1
SECSet Carry $C \leftarrow 1$ $C \leftarrow 0$ $1$ CLCClear Carry $C \leftarrow 0$ $C \leftarrow 0$ $C$ $1$ SENSet Negative Flag $N \leftarrow 1$ $N$ $1$ CLNClear Negative Flag $N \leftarrow 0$ $N$ $1$ SEZSet Zero Flag $Z \leftarrow 1$ $Z$ $1$ CLZClear Zero Flag $Z \leftarrow 0$ $Z$ $1$ SEIGlobal Interrupt Enable $I \leftarrow 1$ $I$ $1$ CLIGlobal Interrupt Disable $I \leftarrow 0$ $I$ $1$ SESSet Signed Test Flag $S \leftarrow 1$ $S \in 0$ $S$ $1$ CLSClear Signed Test Flag $S \leftarrow 0$ $S$ $1$ $1$ SEVSet Twos Complement Overflow. $V \leftarrow 1$ $V$ $1$ CLVClear Twos Complement Overflow $V \leftarrow 0$ $V$ $1$ SETSet T in SREG $T \leftarrow 1$ $T$ $1$	SECSet CarryC $\leftarrow$ 1CCLCClear CarryC $\leftarrow$ 0CSENSet Negative FlagN $\leftarrow$ 1NCLNClear Negative FlagN $\leftarrow$ 0NSEZSet Zero FlagZ $\leftarrow$ 1ZCLZClear Zero FlagZ $\leftarrow$ 0ZSEIGlobal Interrupt EnableI $\leftarrow$ 1ICLIGlobal Interrupt DisableI $\leftarrow$ 0ISESSet Signed Test FlagS $\leftarrow$ 1SCLSClear Signed Test FlagS $\leftarrow$ 0SSEVSet Twos Complement Overflow.V $\leftarrow$ 1VCLVClear Twos Complement OverflowV $\leftarrow$ 0VSETSet T in SREGT $\leftarrow$ 1T	1
CLCClear CarryC $\leftarrow 0$ C1SENSet Negative FlagN $\leftarrow 1$ N1CLNClear Negative FlagN $\leftarrow 0$ N1SEZSet Zero FlagZ $\leftarrow 1$ Z1CLZClear Zero FlagZ $\leftarrow 0$ Z1SEIGlobal Interrupt EnableI $\leftarrow 1$ I1CLIGlobal Interrupt DisableI $\leftarrow 0$ I1SESSet Signed Test FlagS $\leftarrow 1$ S1CLSClear Signed Test FlagS $\leftarrow 0$ S1SEVSet Twos Complement Overflow.V $\leftarrow 1$ V1CLVClear Twos Complement OverflowV $\leftarrow 0$ V1SETSet T in SREGT $\leftarrow 1$ T1	CLCClear Carry $C \leftarrow 0$ CSENSet Negative Flag $N \leftarrow 1$ NCLNClear Negative Flag $N \leftarrow 0$ NSEZSet Zero Flag $Z \leftarrow 1$ ZCLZClear Zero Flag $Z \leftarrow 0$ ZSEIGlobal Interrupt Enable $I \leftarrow 1$ ICLIGlobal Interrupt Disable $I \leftarrow 0$ ISESSet Signed Test Flag $S \leftarrow 1$ SCLSClear Signed Test Flag $S \leftarrow 0$ SSEVSet Twos Complement Overflow. $V \leftarrow 1$ VCLVClear Twos Complement Overflow $V \leftarrow 0$ VSETSet T in SREG $T \leftarrow 1$ T	1
SENSet Negrive Flag $N \leftarrow 1$ $N$ $1$ CLNClear Negative Flag $N \leftarrow 0$ $N$ $1$ SEZSet Zero Flag $Z \leftarrow 1$ $Z$ $1$ CLZClear Zero Flag $Z \leftarrow 0$ $Z$ $1$ SEIGlobal Interrupt Enable $I \leftarrow 1$ $1$ $1$ CLIGlobal Interrupt Disable $I \leftarrow 0$ $I$ $1$ SESSet Signed Test Flag $S \leftarrow 1$ $S < 1$ $1$ CLSClear Signed Test Flag $S \leftarrow 0$ $S$ $1$ SEVSet Twos Complement Overflow. $V \leftarrow 1$ $V$ $1$ CLVClear Twos Complement Overflow $V \leftarrow 0$ $V$ $1$ SETSet T in SREG $T \leftarrow 1$ $T$ $1$	SENSet Negative Flag $N \leftarrow 1$ NCLNClear Negative Flag $N \leftarrow 0$ NSEZSet Zero Flag $Z \leftarrow 1$ ZCLZClear Zero Flag $Z \leftarrow 0$ ZSEIGlobal Interrupt Enable $I \leftarrow 1$ ICLIGlobal Interrupt Disable $I \leftarrow 0$ ISESSet Signed Test Flag $S \leftarrow 0$ SCLSClear Signed Test Flag $S \leftarrow 0$ SSEVSet Twos Complement Overflow. $V \leftarrow 1$ VCLVClear Twos Complement Overflow $V \leftarrow 0$ VSETSet T in SREG $T \leftarrow 1$ T	1
CLNClear Negative FlagN $\leftarrow 0$ N1SEZSet Zero FlagZ $\leftarrow 1$ Z1CLZClear Zero FlagZ $\leftarrow 0$ Z1SEIGlobal Interrupt EnableI $\leftarrow 1$ I1CLIGlobal Interrupt DisableI $\leftarrow 0$ I1SESSet Signed Test FlagS $\leftarrow 1$ S1CLSClear Signed Test FlagS $\leftarrow 0$ S1SEVSet Twos Complement Overflow.V $\leftarrow 1$ V1CLVClear Twos Complement OverflowV $\leftarrow 0$ V1SETSet T in SREGT $\leftarrow 1$ T1	CLNClear Negative FlagN $\leftarrow 0$ NSEZSet Zero FlagZ $\leftarrow 1$ ZCLZClear Zero FlagZ $\leftarrow 0$ ZSEIGlobal Interrupt EnableI $\leftarrow 1$ ICLIGlobal Interrupt DisableI $\leftarrow 0$ ISESSet Signed Test FlagS $\leftarrow 1$ SCLSClear Signed Test FlagS $\leftarrow 0$ SSEVSet Twos Complement Overflow.V $\leftarrow 1$ VCLVClear Twos Complement OverflowV $\leftarrow 0$ VSETSet T in SREGT $\leftarrow 1$ T	1
SEZSet Zero Flag $Z \leftarrow 1$ $Z$ 1CLZClear Zero Flag $Z \leftarrow 0$ $Z$ 1SEIGlobal Interrupt Enable $I \leftarrow 1$ 11CLIGlobal Interrupt Disable $I \leftarrow 0$ 11SESSet Signed Test Flag $S \leftarrow 1$ S1CLSClear Signed Test Flag $S \leftarrow 0$ S1SEVSet Twos Complement Overflow. $V \leftarrow 1$ $V$ 1CLVClear Twos Complement Overflow $V \leftarrow 0$ $V$ 1SETSet T in SREG $T \leftarrow 1$ $T$ 1	SEZSet Zero Flag $Z \leftarrow 1$ ZCLZClear Zero Flag $Z \leftarrow 0$ ZSEIGlobal Interrupt Enable $I \leftarrow 1$ ICLIGlobal Interrupt Disable $I \leftarrow 0$ ISESSet Signed Test Flag $S \leftarrow 1$ SCLSClear Signed Test Flag $S \leftarrow 0$ SSEVSet Twos Complement Overflow. $V \leftarrow 1$ VCLVClear Twos Complement Overflow $V \leftarrow 0$ VSETSet T in SREG $T \leftarrow 1$ T	1
CLZClear Zero Flag $Z \leftarrow 0$ $Z$ 1SEIGlobal Interrupt Enable $I \leftarrow 1$ $I \leftarrow 0$ 11CLIGlobal Interrupt Disable $I \leftarrow 0$ $I \leftarrow 0$ 11SESSet Signed Test Flag $S \leftarrow 1$ $S \leftarrow 0$ $S$ 1CLSClear Signed Test Flag $S \leftarrow 0$ $S$ 1SEVSet Twos Complement Overflow. $V \leftarrow 1$ $V$ 1CLVClear Twos Complement Overflow $V \leftarrow 0$ $V$ 1SETSet T in SREG $T \leftarrow 1$ $T$ 1	CLZClear Zero Flag $Z \leftarrow 0$ ZSEIGlobal Interrupt Enable $I \leftarrow 1$ ICLIGlobal Interrupt Disable $I \leftarrow 0$ ISESSet Signed Test Flag $S \leftarrow 1$ SCLSClear Signed Test Flag $S \leftarrow 0$ SSEVSet Twos Complement Overflow. $V \leftarrow 1$ VCLVClear Twos Complement Overflow $V \leftarrow 0$ VSETSet T in SREG $T \leftarrow 1$ T	1
SEIGlobal Interrupt EnableI $\leftarrow 1$ I1CLIGlobal Interrupt DisableI $\leftarrow 0$ I11SESSet Signed Test FlagS $\leftarrow 1$ S1CLSClear Signed Test FlagS $\leftarrow 0$ S1SEVSet Twos Complement Overflow.V $\leftarrow 1$ V1CLVClear Twos Complement OverflowV $\leftarrow 0$ V1SETSet T in SREGT $\leftarrow 1$ T1	SEIGlobal Interrupt Enable $I \leftarrow 1$ ICLIGlobal Interrupt Disable $I \leftarrow 0$ ISESSet Signed Test Flag $S \leftarrow 1$ SCLSClear Signed Test Flag $S \leftarrow 0$ SSEVSet Twos Complement Overflow. $V \leftarrow 1$ VCLVClear Twos Complement Overflow $V \leftarrow 0$ VSETSet T in SREG $T \leftarrow 1$ T	1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CLI         Global Interrupt Disable         I ← 0         I           SES         Set Signed Test Flag         S ← 1         S           CLS         Clear Signed Test Flag         S ← 0         S           SEV         Set Twos Complement Overflow.         V ← 1         V           CLV         Clear Twos Complement Overflow         V ← 0         V           SET         Set T in SREG         T ← 1         T	1
SESSet Signed Test Flag $S \leftarrow 1$ S1CLSClear Signed Test Flag $S \leftarrow 0$ S1SEVSet Twos Complement Overflow. $V \leftarrow 1$ V1CLVClear Twos Complement Overflow $V \leftarrow 0$ V1SETSet T in SREG $T \leftarrow 1$ T1	SES         Set Signed Test Flag         S ← 1         S           CLS         Clear Signed Test Flag         S ← 0         S           SEV         Set Twos Complement Overflow.         V ← 1         V           CLV         Clear Twos Complement Overflow         V ← 0         V           SET         Set T in SREG         T ← 1         T	1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CLS         Clear Signed Test Flag         S ← 0         S           SEV         Set Twos Complement Overflow.         V ← 1         V           CLV         Clear Twos Complement Overflow         V ← 0         V           SET         Set Tin SREG         T ← 1         T	1
SEV         Set Twos Complement Overflow.         V ← 1         V         1           CLV         Clear Twos Complement Overflow         V ← 0         V         1           SET         Set T in SREG         T ← 1         T         1	SEV         Set Twos Complement Overflow.         V ← 1         V           CLV         Clear Twos Complement Overflow         V ← 0         V           SET         Set T in SREG         T ← 1         T	1
CLV         Clear Twos Complement Overflow         V ← 0         V         1           SET         Set T in SREG         T ← 1         T         1	CLV         Clear Twos Complement Overflow         V ← 0         V           SET         Set T in SREG         T ← 1         T	1
CLV         Clear Twos Complement Overflow         V ← 0         V         1           SET         Set T in SREG         T ← 1         T         1	CLV         Clear Twos Complement Overflow         V ← 0         V           SET         Set T in SREG         T ← 1         T	1
SET         Set T in SREG         T ← 1         T         1	SET         Set T in SREG         T ← 1         T	1
		#Clocks





### Instruction Set Summary (Continued)

CLT		Clear T in SREG	$T \leftarrow 0$	Т	1
SEH		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	Н	1
MCU CONTROL I	NSTRUCTIONS				
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1

### **Ordering Information**

Speed (MHz)	Power Supply	Ordering Code	Package	Operation Range
8	2.7 - 5.5	ATmega8L-8AC	32A	Commercial
		ATmega8L-8PC	28P3	(0°C to 70°C)
		ATmega8L-8MC	32M1-A	
		ATmega8L-8AI	32A	Industrial
		ATmega8L-8PI	28P3	(-40°C to 85°C)
		ATmega8L-8MI	32M1-A	
16	4.5 - 5.5	ATmega8-16AC	32A	Commercial
		ATmega8-16PC	28P3	(0°C to 70°C)
		ATmega8-16MC	32M1-A	
		ATmega8-16AI	32A	Industrial
		ATmega8-16PI	28P3	(-40°C to 85°C)
		ATmega8-16MI	32M1-A	

Note: This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.


	Package Type
32A	32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
32M1-A	32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Micro Lead Frame Package (MLF)






### **Packaging Information**

32A




### 28P3







### 32M1-A



## Erratas

ATmega8 Rev. D, E, F, and G The revision letter in this section refers to the revision of the ATmega8 device.

• CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32 KHz Oscillator is Used to Clock the Asynchronous Timer/Counter2

# 1. CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32 KHz Oscillator is Used to Clock the Asynchronous Timer/Counter2

When the internal RC Oscillator is used as the main clock source, it is possible to run the Timer/Counter2 asynchronously by connecting a 32 KHz Oscillator between XTAL1/TOSC1 and XTAL2/TOSC2. But when the internal RC Oscillator is selected as the main clock source, the CKOPT Fuse does not control the internal capacitors on XTAL1/TOSC1 and XTAL2/TOSC2. As long as there are no capacitors connected to XTAL1/TOSC1 and XTAL2/TOSC2, safe operation of the Oscillator is not guaranteed.

### Problem fix/Workaround

Use external capacitors in the range of 20 - 36 pF on XTAL1/TOSC1 and XTAL2/TOSC2. This will be fixed in ATmega8 Rev. G where the CKOPT Fuse will control internal capacitors also when internal RC Oscillator is selected as main clock source. For ATmega8 Rev. G, CKOPT = 0 (programmed) will enable the internal capacitors on XTAL1 and XTAL2. Customers who want compatibility between Rev. G and older revisions, must ensure that CKOPT is unprogrammed (CKOPT = 1).





## Datasheet Change Log for ATmega8

Changes from Rev. 2486K-08/03 to Rev. 2486L-10/03

Changes from Rev. 2486K-08/03 to Rev. 2486L-10/03 This document contains a log on the changes made to the datasheet for ATmega8.

All page numbers refers to this document.

1. Updated "Calibrated Internal RC Oscillator" on page 28.

All page numbers refers to this document.

- 1. Removed "Preliminary" and TBDs from the datasheet.
- 2. Renamed ICP to ICP1 in the datasheet.
- 3. Removed instructions CALL and JMP from the datasheet.
- 4. Updated  $t_{RST}$  in Table 15 on page 36,  $V_{BG}$  in Table 16 on page 40, Table 100 on page 239 and Table 102 on page 241.
- 5. Replaced text "XTAL1 and XTAL2 should be left unconnected (NC)" after Table 9 in "Calibrated Internal RC Oscillator" on page 28. Added text regarding XTAL1/XTAL2 and CKOPT Fuse in "Timer/Counter Oscillator" on page 30.
- 6. Updated Watchdog Timer code examples in "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 43.
- 7. Removed bit 4, ADHSM, from "Special Function IO Register SFIOR" on page 56.
- 8. Added note 2 to Figure 103 on page 212.
- 9. Updated item 4 in the "Serial Programming Algorithm" on page 233.
- 10. Added t<sub>WD\_FUSE</sub> to Table 97 on page 234 and updated Read Calibration Byte, Byte 3, in Table 98 on page 235.
- 11. Updated Absolute Maximum Ratings\* and DC Characteristics in "Electrical Characteristics" on page 237.

All page numbers refers to this document.

- 1. Updated V<sub>BOT</sub> values in Table 15 on page 36.
- 2. Updated "ADC Characteristics" on page 243.
- 3. Updated "ATmega8 Typical Characteristics" on page 244.
- 4. Updated "Erratas" on page 291.

Changes from Rev. 2486I-12/02 to Rev. 2486J-02/03

Changes from Rev.

2486J-02/03 to Rev.

2486K-08/03

All page numbers refers to this document.

- 1. Improved the description of "Asynchronous Timer Clock clkASY" on page 24.
- 2. Removed reference to the "Multipurpose Oscillator" application note and the "32 kHz Crystal Oscillator" application note, which do not exist.
- 3. Corrected OCn waveforms in Figure 38 on page 88.
- 4. Various minor Timer 1 corrections.
- 5. Various minor TWI corrections.
- 6. Added note under "Filling the Temporary Buffer (Page Loading)" on page 213 about writing to the EEPROM during an SPM Page load.
- 7. Removed ADHSM completely.
- 8. Added section "EEPROM Write during Power-down Sleep Mode" on page 21.
- 9. Removed XTAL1 and XTAL2 description on page 5 because they were already described as part of "Port B (PB7..PB0) XTAL1/ XTAL2/TOSC1/TOSC2" on page 5.
- 10. Improved the table under "SPI Timing Characteristics" on page 241 and removed the table under "SPI Serial Programming Characteristics" on page 236.
- 11. Corrected PC6 in "Alternate Functions of Port C" on page 59.
- 12. Corrected PB6 and PB7 in "Alternate Functions of Port B" on page 56.
- 13. Corrected 230.4 Mbps to 230.4 kbps under "Examples of Baud Rate Setting" on page 156.
- 14. Added information about PWM symmetry for Timer 2 in "Phase Correct PWM Mode" on page 111.
- 15. Added thick lines around accessible registers in Figure 76 on page 166.
- 16. Changed "will be ignored" to "must be written to zero" for unused Z-pointer bits under "Performing a Page Write" on page 213.
- 17. Added note for RSTDISBL Fuse in Table 87 on page 220.
- 18.Updated drawings in "Packaging Information" on page 288.
- 1. Added errata for Rev D, E, and F on page 291.

Changes from Rev. 2486H-09/02 to Rev. 2486I-12/02

Changes from Rev. 2486G-09/02 to Rev. 2486H-09/02 1. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles.





Changes from Rev. 2486F-07/02 to Rev. 2486G-09/02

### Changes from Rev. 2486E-06/02 to Rev. 2486F-07/02

All page numbers refers to this document.

1 Updated Table 103, "ADC Characteristics," on page 243.

All page numbers refers to this document.

- 1 Changes in "Digital Input Enable and Sleep Modes" on page 53.
- 2 Addition of OCS2 in "MOSI/OC2 Port B, Bit 3" on page 57.
- 3 The following tables has been updated:

Table 51, "CPOL and CPHA Functionality," on page 129, Table 59, "UCPOL Bit Settings," on page 155, Table 72, "Analog Comparator Multiplexed Input(1)," on page 192, Table 73, "ADC Conversion Time," on page 197, Table 75, "Input Channel Selections," on page 203, and Table 84, "Explanation of Different Variables used in Figure 103 and the Mapping to the Z-pointer," on page 218.

5 Changes in "Reading the Calibration Byte" on page 230.

### 6 Corrected Errors in Cross References.

All page numbers refers to this document.

- Changes from Rev. 2486D-03/02 to Rev. 2486E-06/02
- 1 Updated Some Preliminary Test Limits and Characterization Data

The following tables have been updated:

Table 15, "Reset Characteristics," on page 36, Table 16, "Internal Voltage Reference Characteristics," on page 40, DC Characteristics on page 237, Table , "ADC Characteristics," on page 243.

### 2 Changes in External Clock Frequency

Added the description at the end of "External Clock" on page 30. Added period changing data in Table 99, "External Clock Drive," on page 239.

### 3 Updated TWI Chapter

More details regarding use of the TWI bit rate prescaler and a Table 65, "TWI Bit Rate Prescaler," on page 170.

All page numbers refers to this document.

### 1 Updated Typical Start-up Times.

The following tables has been updated:

Table 5, "Start-up Times for the Crystal Oscillator Clock Selection," on page 26, Table 6, "Start-up Times for the Low-frequency Crystal Oscillator Clock Selection," on page 26, Table 8, "Start-up Times for the External RC Oscillator Clock Selection," on page 27, and Table 12, "Start-up Times for the External Clock Selection," on page 30.

2 Added "ATmega8 Typical Characteristics" on page 244.

Changes from Rev. 2486C-03/02 to Rev. 2486D-03/02

### Changes from Rev. 2486B-12/01 to Rev. 2486C-03/02

All page numbers refers to this document.

### 1 Updated TWI Chapter.

More details regarding use of the TWI Power-down operation and using the TWI as Master with low TWBRR values are added into the datasheet.

Added the note at the end of the "Bit Rate Generator Unit" on page 167.

Added the description at the end of "Address Match Unit" on page 167.

### 2 Updated Description of OSCCAL Calibration Byte.

In the datasheet, it was not explained how to take advantage of the calibration bytes for 2, 4, and 8 MHz Oscillator selections. This is now added in the following sections:

Improved description of "Oscillator Calibration Register – OSCCAL" on page 29 and "Calibration Byte" on page 221.

### 3 Added Some Preliminary Test Limits and Characterization Data.

Removed some of the TBD's in the following tables and pages:

Table 3 on page 24, Table 15 on page 36, Table 16 on page 40, Table 17 on page 42, "TA = -40xC to 85xC, VCC = 2.7V to 5.5V (unless otherwise noted)" on page 237, Table 99 on page 239, and Table 102 on page 241.

### 4 Updated Programming Figures.

Figure 104 on page 222 and Figure 112 on page 232 are updated to also reflect that AVCC must be connected during Programming mode.

5 Added a Description on how to Enter Parallel Programming Mode if RESET Pin is Disabled or if External Oscillators are Selected.

Added a note in section "Enter Programming Mode" on page 224.





Table of Contents	Features	1
	Pin Configurations	2
	Overview	3
	Block Diagram	
	Disclaimer	
	Pin Descriptions	5
	About Code Examples	6
	AVR CPU Core	7
	Introduction	7
	Architectural Overview	7
	Arithmetic Logic Unit – ALU	
	Status Register	
	General Purpose Register File	10
	Stack Pointer	11
	Instruction Execution Timing	12
	Reset and Interrupt Handling	12
	AVR ATmega8 Memories	15
	In-System Reprogrammable Flash Program Memory	15
	SRAM Data Memory	16
	Data Memory Access Times	17
	EEPROM Data Memory	
	I/O Memory	22
	System Clock and Clock Options	23
	Clock Systems and their Distribution	23
	Clock Sources	24
	Crystal Oscillator	
	Low-frequency Crystal Oscillator	
	External RC Oscillator	
	Calibrated Internal RC Oscillator	
	External Clock	
	Timer/Counter Oscillator	30
	Power Management and Sleep Modes	
	Idle Mode	
	ADC Noise Reduction Mode	
	Power-down Mode	
	Power-save Mode	
	Standby Mode	
	Minimizing Power Consumption	33





System Control and Reset	
Internal Voltage Reference	40
Watchdog Timer	41
Timed Sequences for Changing the Configuration of the Watchdog Tir	mer 43
Interrupts	44
Interrupt Vectors in ATmega8	44
I/O Ports	49
Introduction	49
Ports as General Digital I/O	50
Alternate Port Functions	54
Register Description for I/O Ports	63
External Interrupts	64
8-bit Timer/Counter0	67
Overview	67
Timer/Counter Clock Sources	68
Counter Unit	68
Operation	68
Timer/Counter Timing Diagrams	69
8-bit Timer/Counter Register Description	70
Timer/Counter0 and Timer/Counter1 Prescalers	72
Timer/Counter0 and Timer/Counter1 Prescalers	
	74
16-bit Timer/Counter1	<b> 74</b> 74
<b>16-bit Timer/Counter1</b> Overview	<b> 74</b> 74 77
<b>16-bit Timer/Counter1</b> Overview Accessing 16-bit Registers	
<b>16-bit Timer/Counter1</b> Overview Accessing 16-bit Registers Timer/Counter Clock Sources	<b>74</b> 74 77 80 80
<b>16-bit Timer/Counter1</b> Overview Accessing 16-bit Registers Timer/Counter Clock Sources Counter Unit	<b>74</b> 74 77 80 80 81
<b>16-bit Timer/Counter1</b> Overview Accessing 16-bit Registers Timer/Counter Clock Sources Counter Unit Input Capture Unit	<b>74</b> 74 77 80 80 80 81 81
<b>16-bit Timer/Counter1</b> Overview Accessing 16-bit Registers Timer/Counter Clock Sources Counter Unit Input Capture Unit Output Compare Units	<b>74</b> 74 77 80 80 81 83 83 85
16-bit Timer/Counter1 Overview Accessing 16-bit Registers Timer/Counter Clock Sources Counter Unit Input Capture Unit Output Compare Units Compare Match Output Unit	<b>74</b> 74 77 80 80 80 81 83 83 85 85
<b>16-bit Timer/Counter1</b> Overview Accessing 16-bit Registers Timer/Counter Clock Sources Counter Unit Input Capture Unit Output Compare Units Compare Match Output Unit Modes of Operation	<b>74</b> 74 77 80 80 80 81 83 83 85 85 86 93
<b>16-bit Timer/Counter1</b> Overview         Accessing 16-bit Registers         Timer/Counter Clock Sources         Counter Unit         Input Capture Unit         Output Compare Units         Compare Match Output Unit         Modes of Operation         Timer/Counter Timing Diagrams	<b>74</b> 74 77 80 80 80 81 83 83 85 85 86 93 93
<ul> <li>16-bit Timer/Counter1</li></ul>	<b></b>
<ul> <li>16-bit Timer/Counter1</li></ul>	74 74 77 80 80 81 83 83 85 83 93 95 <b>tion 102</b> 102 
<ul> <li>16-bit Timer/Counter1</li></ul>	74 74 77 80 80 81 81 83 85 85 86 93 95 <b>tion 102</b> 102 
<b>16-bit Timer/Counter1</b> Overview         Accessing 16-bit Registers         Timer/Counter Clock Sources         Counter Unit         Input Capture Unit         Output Compare Units         Compare Match Output Unit         Modes of Operation         Timer/Counter Timing Diagrams         16-bit Timer/Counter Register Description <b>8-bit Timer/Counter2 with PWM and Asynchronous Operation</b> Overview         Timer/Counter Clock Sources         Counter Unit         Overview         Timer/Counter Clock Sources         Counter Unit         Overview         Timer/Counter Clock Sources         Counter Unit         Output Compare Unit	<b>74</b> 74 77 80 80 80 80 
<b>16-bit Timer/Counter1</b>	
<ul> <li>16-bit Timer/Counter1</li></ul>	

8-bit Timer/Counter Register Description	
Asynchronous Operation of the Timer/Counter	117
Timer/Counter Prescaler	121
Serial Peripheral Interface – SPI	122
SS Pin Functionality	126
Data Modes	129
USART	130
Overview	130
Clock Generation	131
Frame Formats	134
USART Initialization	135
Data Transmission – The USART Transmitter	137
Data Reception – The USART Receiver	140
Asynchronous Data Reception	144
Multi-processor Communication Mode	148
Accessing UBRRH/UCSRC Registers	149
USART Register Description	150
Examples of Baud Rate Setting	156
Two-wire Serial Interface	160
Features	160
Two-wire Serial Interface Bus Definition	160
Data Transfer and Frame Format	161
Multi-master Bus Systems, Arbitration and Synchronizatior	า 164
Overview of the TWI Module	166
TWI Register Description	168
Using the TWI	171
Transmission Modes	175
Multi-master Systems and Arbitration	188
Analog Comparator	190
Analog Comparator Multiplexed Input	192
Analog-to-Digital Converter	193
Features	
Starting a Conversion	
Prescaling and Conversion Timing	
Changing Channel or Reference Selection	
ADC Noise Canceler	
ADC Conversion Result	202





Boot Loader Support – Read-While-Write Self-Programming	206
Boot Loader Features	206
Application and Boot Loader Flash Sections	206
Read-While-Write and No Read-While-Write Flash Sections	206
Boot Loader Lock Bits	208
Entering the Boot Loader Program	209
Addressing the Flash During Self-Programming	211
Self-Programming the Flash	212
Memory Programming	219
Program And Data Memory Lock Bits	
Fuse Bits	
Signature Bytes	
Calibration Byte	
Parallel Programming Parameters, Pin Mapping, and Commands	
Parallel Programming	
Serial Downloading	232
Serial Programming Pin Mapping	232
Electrical Characteristics	237
Absolute Maximum Ratings*	
DC Characteristics	
External Clock Drive Waveforms	
External Clock Drive	
Two-wire Serial Interface Characteristics	
SPI Timing Characteristics	
ADC Characteristics	
ATmega8 Typical Characteristics	244
Register Summary	282
Instruction Set Summary	284
Ordering Information	287
Packaging Information	288
32A	
28P3	289
32M1-A	290
Erratas	291
ATmega8	
Rev. D, E, F, and G	291

Datasheet Change Log for ATmega8	292
Changes from Rev. 2486K-08/03 to Rev. 2486L-10/03	292
Changes from Rev. 2486K-08/03 to Rev. 2486L-10/03	. 292
Changes from Rev. 2486J-02/03 to Rev. 2486K-08/03	. 292
Changes from Rev. 2486I-12/02 to Rev. 2486J-02/03	. 292
Changes from Rev. 2486H-09/02 to Rev. 2486I-12/02	. 293
Changes from Rev. 2486G-09/02 to Rev. 2486H-09/02	. 293
Changes from Rev. 2486F-07/02 to Rev. 2486G-09/02	. 294
Changes from Rev. 2486E-06/02 to Rev. 2486F-07/02	. 294
Changes from Rev. 2486D-03/02 to Rev. 2486E-06/02	. 294
Changes from Rev. 2486C-03/02 to Rev. 2486D-03/02	. 294
Changes from Rev. 2486B-12/01 to Rev. 2486C-03/02	. 295
Table of Contents	1







### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

### **Regional Headquarters**

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Atmel Operations**

Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 **RF**/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

### Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

*Literature Requests* www.atmel.com/literature

**Disclaimer:** Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel<sup>®</sup> and combinations thereof, AVR<sup>®</sup> and AVR Studio<sup>®</sup> are the registered trademarks of Atmel Corporation or its subsidiaries. Microsoft<sup>®</sup>, Windows<sup>®</sup>, Windows NT<sup>®</sup>, and Windows XP<sup>®</sup> are the registered trademarks of Microsoft Corporation. Other terms and product names may be the trademarks of others

