

The interval timer IC allows for intermittent system operation by inputting a signal to the system at fixed periods of time. The S-35740 outputs an interval signal (fixed-cycle interrupt signal). The frequency and duty ratio of the interval signal (fixed-cycle interrupt signal) can be set freely by users via a 2-wire serial interface.

The S-35740 has a 24-bit timer. For example, users can obtain the cumulative energization time of the system since the timer performs a count-up action every second.

■ Features

- Interval signal output function: Settable interval signal frequency and duty ratio, with an output control pin (Fixed-cycle interrupt signal output function)
- Low current consumption: 0.2 μ A typ.
(Quartz crystal: $C_L = 6.0$ pF, $V_{DD} = 3.0$ V, ENBL pin = "H", $T_a = +25^\circ\text{C}$)
- Wide range of operation voltage: 1.8 V to 5.5 V
- 2-wire (I²C-bus) CPU interface
- Built-in 32.768 kHz crystal oscillation circuit
- Operation temperature range: $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$
- Lead-free (Sn 100%), halogen-free

■ Applications

- IoT communications device
- Monitoring device
- Security device
- Battery system
- Energy harvesting system

■ Package

- TMSOP-8

■ Block Diagram





Figure 1

■ Product Name Structure

1. Product name



*1. Refer to the tape drawing.

2. Package

Table 1 Package Drawing Codes

Package Name	Dimension	Tape	Reel
TMSOP-8	FM008-A-P-SD	FM008-A-C-SD	FM008-A-R-SD

3. Product name list

Table 2

Product Name	INT Pin Output Form
S-35740C01I-K8T2U	CMOS output

■ Pin Configuration

1. TMSOP-8

Table 3 List of Pins




Figure 2

Pin No.	Symbol	Description	I/O	Configuration
1	ENBL	Input pin for fixed-cycle interrupt signal output control	Input	CMOS input
2	XOUT	Connection pins for quartz crystal	-	-
3	XIN			
4	VSS	GND pin	-	-
5	INT	Output pin for fixed-cycle interrupt signal	Output	CMOS output
6	SDA	I/O pin for serial data	Bi-directional	Nch open-drain output, CMOS input
7	SCL	Input pin for serial clock	Input	CMOS input
8	VDD	Pin for positive power supply	-	-

■ Pin Functions

1. SDA (I/O for serial data) pin

This is a data input / output pin for I²C-bus interface. The SDA pin inputs / outputs data by synchronizing with a clock pulse from the SCL pin. This pin has CMOS input and Nch open-drain output. Generally in use, the SDA pin is pulled up to V_{DD} potential via a resistor, and is used with wired-OR connection of other device of Nch open-drain output or open collector output.

2. SCL (Input for serial clock) pin

This is a clock input pin for I²C-bus interface. The SDA pin inputs / outputs data by synchronizing with this clock

3. ENBL (Input for fixed-cycle interrupt signal output control) pin

This pin controls the clock pulse output from the INT pin. The INT pin outputs the fixed-cycle interrupt signal when the ENBL pin is "H". The INT pin is fixed when the ENBL pin is "L".

4. INT (Output for fixed-cycle interrupt signal) pin

This pin outputs a fixed-cycle interrupt signal. The fixed-cycle interrupt signal of the frequency and duty ratio, which is set to the fixed-cycle interrupt signal setting register, is output. Regarding the operation of the fixed-cycle interrupt signal output, refer to "■ INT Pin Fixed-cycle Interrupt Signal Output".

Besides, the INT pin output form is CMOS output.

5. XIN, XOUT (Connection for quartz crystal) pins

Connect a quartz crystal between the XIN pin and the XOUT pin.

6. VDD (Positive power supply) pin

Connect this pin with a positive power supply. Regarding the values of voltage to be applied, refer to "■ Recommended Operation Conditions".

7. VSS pin

Connect this pin to GND.

■ Equivalent Circuits of Pins




Figure 3 SCL pin




Figure 4 SDA pin




Figure 5 ENBL Pin




Figure 6 INT Pin

■ Absolute Maximum Ratings

Table 4

Item	Symbol	Applied Pin	Absolute Maximum Rating	Unit
Power supply voltage	V_{DD}	–	$V_{SS} - 0.3$ to $V_{SS} + 6.5$	V
Input voltage	V_{IN}	SDA, SCL, ENBL	$V_{SS} - 0.3$ to $V_{SS} + 6.5$	V
Output voltage	V_{OUT}	SDA	$V_{SS} - 0.3$ to $V_{SS} + 6.5$	V
		INT	$V_{SS} - 0.3$ to $V_{DD} + 0.3 \leq V_{SS} + 6.5$	V
Operation ambient temperature*1	T_{opr}	–	–40 to +85	°C
Storage temperature	T_{stg}	–	–55 to +150	°C

*1. Conditions with no condensation or frost. Condensation or frost causes short-circuiting between pins, resulting in a malfunction.

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.

■ Recommended Operation Conditions

Table 5

(V_{SS} = 0 V)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Operation power supply voltage	V_{DD}	$T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	1.8	–	5.5	V

■ Oscillation Characteristics

Table 6

(T_a = +25°C, V_{DD} = 3.0 V, V_{SS} = 0 V unless otherwise specified)(Quartz crystal (NX3215SD, C_L = 6.0 pF) manufactured by Nihon Dempa Kogyo Co., Ltd.)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Oscillation start voltage	V_{STA}	Within 10 seconds	1.8	–	5.5	V
Oscillation start time	t_{STA}	–	–	–	1	s
IC-to-IC frequency deviation*1	δIC	–	–20	–	+20	ppm

*1. Reference value

■ DC Electrical Characteristics

Table 7

(Ta = -40°C to +85°C, V_{SS} = 0 V unless otherwise specified)
(Quartz crystal (NX3215SD, C_L = 6.0 pF) manufactured by Nihon Dempa Kogyo Co., Ltd.)

Item	Symbol	Applied Pin	Condition	Min.	Typ.	Max.	Unit
Current consumption 1	I _{DD1}	–	V _{DD} = 3.0 V, Out of communication, ENBL pin = V _{SS} , INT pin = no load	–	1.7	3.0	μA
Current consumption 2	I _{DD2}	–	V _{DD} = 3.0 V, Out of communication, ENBL pin = V _{DD} , INT pin output = 1.024 kHz, INT pin = no load	–	0.35	0.55	μA
Current consumption 3	I _{DD3}	–	V _{DD} = 3.0 V, f _{SCL} = 1 MHz, During communication, ENBL pin = V _{DD} , INT pin = no load	–	170	300	μA
High level input leakage current	I _{IzH}	SDA, SCL, ENBL	V _{IN} = V _{DD}	-0.5	–	0.5	μA
Low level input leakage current	I _{IzL}	SDA, SCL, ENBL	V _{IN} = V _{SS}	-0.5	–	0.5	μA
High level output leakage current	I _{OzH}	SDA	V _{OUT} = V _{DD}	-0.5	–	0.5	μA
Low level output leakage current	I _{OzL}	SDA	V _{OUT} = V _{SS}	-0.5	–	0.5	μA
High level input voltage	V _{IH}	SDA, SCL, ENBL	–	0.7 × V _{DD}	–	V _{SS} + 5.5	V
Low level input voltage	V _{IL}	SDA, SCL, ENBL	–	V _{SS} - 0.3	–	0.3 × V _{DD}	V
High level output voltage	V _{OH}	INT	I _{OH} = -0.4 mA	0.8 × V _{DD}	–	–	V
Low level output voltage	V _{OL}	SDA, INT	I _{OL} = 2.0 mA	–	–	0.4	V

■ AC Electrical Characteristics

Table 8 Measurement Conditions

Input pulse voltage	$V_{IH} = 0.8 \times V_{DD}$, $V_{IL} = 0.2 \times V_{DD}$
Input pulse rise / fall time	20 ns
Output reference voltage	$V_{OH} = 0.7 \times V_{DD}$, $V_{OL} = 0.3 \times V_{DD}$
Output load	100 pF




Figure 7 Input / Output Waveform during AC Measurement

Table 9 AC Electrical Characteristics

($T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$)

Item	Symbol	$V_{DD} = 1.8\text{ V to }2.5\text{ V}$		$V_{DD} = 2.5\text{ V to }5.5\text{ V}$		Unit
		Min.	Max.	Min.	Max.	
SCL clock frequency	f_{SCL}	0	400	0	1000	kHz
SCL clock "L" time	t_{LOW}	1.3	–	0.4	–	μs
SCL clock "H" time	t_{HIGH}	0.6	–	0.3	–	μs
SDA output delay time*1	t_{AA}	–	0.9	–	0.5	μs
Start condition set-up time	$t_{SU,STA}$	0.6	–	0.25	–	μs
Start condition hold time	$t_{HD,STA}$	0.6	–	0.25	–	μs
Data input set-up time	$t_{SU,DAT}$	100	–	80	–	ns
Data input hold time	$t_{HD,DAT}$	0	–	0	–	ns
Stop condition set-up time	$t_{SU,STO}$	0.6	–	0.25	–	μs
SCL, SDA rise time	t_R	–	0.3	–	0.3	μs
SCL, SDA fall time	t_F	–	0.3	–	0.3	μs
Bus release time	t_{BUF}	1.3	–	0.5	–	μs
Noise suppression time	t_i	–	50	–	50	ns

*1. Since the output form of the SDA pin is Nch open-drain output, the SDA output delay time is determined by the values of the load resistance and load capacitance outside the IC. **Figure 9** shows the relationship between the output load values.




Figure 8 Bus Timing




Figure 9 Output Load

■ INT Pin Fixed-cycle Interrupt Signal Output

1. Frequency and duty ratio

The frequency and duty ratio of the fixed-cycle interrupt signal output is set in the fixed-cycle interrupt signal setting register. By setting "1" to each bit of the fixed-cycle interrupt signal setting register, the frequency corresponding to each bit (1 Hz to 1.024 kHz) is output depending on AND logic, and the frequency and the duty ratio are changed. The example of the fixed-cycle Interrupt signal output when 512 Hz = "1", 256 Hz = "1", 128 Hz = "1", 64 Hz = "1" and others = "0" is shown below.

When all bits of the fixed-cycle interrupt signal setting register are "0", the INT pin outputs are fixed to "L".




Figure 10 Example of Fixed-cycle Interrupt Signal Output

2. ENBL pin and INT pin clock pulse output

The INT pin outputs the fixed-cycle interrupt signal when the ENBL pin is "H". The INT pin is fixed to "H" when the ENBL pin is "L".

Duty ratio of the INT pin may change when the "H" and "L" of the ENBL pin changes. The example of the INT pin output timing is shown below.




Figure 11 INT Pin Output Timing Example 1

3. Write operation of fixed-cycle interrupt signal setting register and INT pin clock pulse output

Even if the write operation of the fixed-cycle interrupt signal setting register is performed when the INT pin does not output the fixed-cycle interrupt signal, the INT pin maintains "H". Therefore, when the ENBL pin is set to "H", the INT pin outputs the fixed-cycle interrupt signal according to the value written to the fixed-cycle interrupt signal setting register immediately before the setting.

The divider is reset if the write operation of the fixed-cycle interrupt signal setting register is performed when the INT pin outputs the fixed-cycle interrupt signal. Therefore, the duty ratio of the INT pin may change. The example of the INT pin output timing is shown below.




Figure 12 INT Pin Output Timing Example 2

Moreover, since the crystal oscillation circuit is unstable immediately after power-on, regardless of the status of the ENBL pin, the INT pin is fixed to "L" for about 0.5 seconds after power-on. The write operation of the fixed-cycle interrupt signal setting register is possible even during this time.

When the ENBL pin is set to "H" without the write operation of the fixed-cycle interrupt signal setting register after power-on, the INT pin is fixed to "L". Therefore, the write operation of the fixed-cycle interrupt signal setting register should be performed after power-on.


■ Timer

The S-35740 has a 24-bit timer. The timer performs a count-up action every second and stops at "FFFFFF h". Even if the timer stops, the clock pulse output of INT pin is not affected.


Input a timer reset command to the S-35740 in order to reset the timer. Thereby, the timer restarts the operation. Refer to "Figure 17 Acknowledge Output Timing" and "Figure 18 Data Transmission Format of Serial Interface" regarding the timer reset command.

As shown in "Figure 11 INT Pin Output Timing Example 1" and "Figure 12 INT Pin Output Timing Example 2", the S-35740 resets the internal signal when the write operation of the fixed-cycle interrupt signal setting register is performed. The internal signal generates a count-up signal of the timer every second. Therefore, the count-up action of the timer will be delayed for up to 1 second when the write operation of the fixed-cycle interrupt signal setting register is performed. Figure 13 shows the operation outline.

- When ENBL pin does not change or write operation of fixed-cycle interrupt signal setting register is not performed



- When ENBL pin changes



- When write operation of fixed-cycle interrupt signal setting register is performed (at ENBL pin = "H")




Figure 13 Timer Count-up Action and Internal Signal Reset

■ Configuration of Registers

1. Time register

The time register is a 3-byte register that stores the timer value in the binary code.

The time register is read-only.

Perform the read operation of the time register in 3-byte unit from TM23 to TM0.

Example: 3 seconds (0000_0000_0000_0000_0000_0011)
 45 minutes (0000_0000_0000_1010_1000_1100)
 5 hours 30 minutes (0000_0000_0100_1101_0101_1000)




Figure 14

2. Fixed-cycle interrupt signal setting register

The fixed-cycle interrupt signal setting register is a 2-byte register that sets the fixed-cycle interrupt signal at the upper 10 bits. By setting "1" to each bit, the frequency corresponding to each bit is output from the INT pin depending on AND logic. Refer to "■ INT Pin Fixed-cycle Interrupt Signal Output" for details.

The lower 3 bits, RST2 to RST0 are used as a register to input the timer reset command. The timer is reset by writing RST2 = "0", RST1 = "1" and RST0 = "0". The fixed-cycle interrupt signal setting register is not reset even if the timer reset command is input. Therefore, it is unnecessary to write to the fixed-cycle interrupt signal setting register again. Moreover, when only a fixed-cycle interrupt signal is set without resetting the timer, write the data except for the above mentioned ones, such as RST2 = "1", RST1 = "1" and RST0 = "1" to the fixed-cycle interrupt signal setting register.

Set DM1 and DM0 to "0" or "1" since they are dummy data.

The fixed-cycle interrupt signal setting register is possible for write and read.

Perform the write and read operation of the fixed-cycle interrupt signal setting register in 2-byte unit.

When performing the read operation of fixed-cycle interrupt signal setting register, set the ENBL pin to "H". If the ENBL pin is set to "L", the time register data is read.




Figure 15

Serial Interface

The S-35740 transmits and receives various commands via I²C-bus serial interface to read / write data.

1. Start condition

When SDA changes from "H" to "L" with SCL at "H", the S-35740 recognizes start condition and the access operation is started.

2. Stop condition

When SDA changes from "L" to "H" with SCL at "H", the S-35740 recognizes stop condition and the access operation is completed. The S-35740 enters standby mode, consequently.




Figure 16 Start / Stop Condition

3. Data transmission and acknowledge

The data transmission is performed at every one byte after the start condition detection. Pay attention to the specification of $t_{SU,DAT}$ and $t_{HD,DAT}$ when changing SDA, and perform the operation when SCL is "L". If SDA changes when SCL is "H", the start / stop condition is recognized even during the data transmission, and the access operation will be interrupted.

Whenever a one-byte data is received during data transmission, the receiving device returns an acknowledge. For example, as shown in **Figure 17**, assume that the S-35740 is a receiving device, and the master device is a transmitting device. If the clock pulse at the 8th bit falls, the master device releases SDA. Consequently, the S-35740, as an acknowledge, sets SDA to "L" during the 9th bit pulse. The access operation is not performed properly when the S-35740 does not output an acknowledge.




Figure 17 Acknowledge Output Timing

4. Data transmission format

After the start condition transmission, the 1st byte is a slave address and a command (read / write bit) that shows the transmission direction at the 2nd byte or subsequent bytes.

The slave address of the S-35740 is specified to "0110010". The data can be written to the fixed-cycle interrupt signal setting register when read / write bit is "0", and the data of the fixed-cycle interrupt signal setting register or the time register can be read when read / write bit is "1".

When the data can be written to fixed-cycle interrupt signal setting register, input the data from the master device in order of B7 to B0. The acknowledge ("L") is output from the S-35740 whenever a one-byte data is input.

When the data of the fixed-cycle interrupt signal setting register or the timer register can be read, the data from the S-35740 is output in order of B7 to B0 in byte unit. Input the acknowledge ("L") from the master device whenever a one-byte data is input. However, do not input the acknowledge for the last byte (NO_ACK). By this, the end of the data read is informed.

After the master device receives / transmits the acknowledge for the last byte data, input the stop condition to the S-35740 to finish the access operation.

When the master device inputs start condition instead of stop condition, the S-35740 becomes restart condition, and can transmit / receive the data if the master device inputs the slave address continuously.




Figure 18 Data Transmission Format of Serial Interface

5. Read operation of time register

Transmit the start condition and slave address from the master device. The slave address of the S-35740 is specified to "0110010". The data of the time register can be read when the read / write bit is "1".
 The 2nd byte to the 4th byte are used as the time register. Each byte from B7 is transmitted.
 When the read operation of the time register is finished, transmit "1" (NO_ACK) to the acknowledge after B0 is output from the master device, and then transmit the stop condition.
 The time register is a 3-byte register. "1" is read if the read operation is performed continuously after reading 3 bytes of the time register. Regarding the time register, refer to "■ Configuration of Registers".




Figure 19 Read Timing of Time Register

6. Write operation of fixed-cycle interrupt signal setting register

Transmit the start condition and slave address from the master device. The slave address of the S-35740 is specified to "0110010". Next, transmit "0" to the the read / write bit.
 Transmit dummy data to the 2nd byte. However, make sure to set B0 to "1" since it is a test bit.
 B7 to B0 in the 3rd byte and B7 to B5 in the 4th byte are used as the fixed-cycle interrupt signal setting register.
 Set B6 to B1 in the 2nd byte and B4 to B3 in the 4th byte to "0" or "1" since they are dummy data.
 B2 to B0 (RST2 to RST0) in the 4th byte are used as a register to input the timer reset command. The timer is reset when transmitting RST2 = "0", RST1 = "1" and RST0 = "0". When not resetting the timer, transmit the data except for the above mentioned ones, such as RST2 = "1", RST1 = "1" and RST0 = "1" to the fixed-cycle interrupt signal setting register.
 Transmit the stop condition from the master device to finish the access operation.
 Regarding the fixed-cycle interrupt signal setting register, refer to "■ Configuration of Registers".
 Write operation of the fixed-cycle interrupt signal setting register is performed each byte, so transmit the data in 2-byte unit. Note that the S-35740 may not operate as desired if the data is not transmitted in 2-byte unit.




Figure 20 Write Timing of Fixed-cycle Interrupt Signal Setting Register

7. Read operation of fixed-cycle interrupt signal setting register

Perform the read operation of fixed-cycle interrupt signal setting register with the restart format. Regarding the restart format, refer to "4. Data transmission format".

When performing the read operation of fixed-cycle interrupt signal setting register, set the ENBL pin to "H". If the ENBL pin is set to "L", the time register data is read.

Transmit the start condition and the slave address from the master device. The slave address of the S-35740 is specified to "0110010". Next, transmit "0" to the read / write bit.

B7 in the 2nd byte is an address pointer. Set B7 to "0" when reading the fixed-cycle interrupt signal setting register. Next, transmit the dummy data to B6 to B1. Make sure to set B0 to "1" since it is a test bit. This processing is called "dummy write".

Then transmit the start condition, the slave address and the read / write bit. The data of the fixed-cycle interrupt setting register can be read when the read / write bit is set to "1".


Consequently, the fixed-cycle interrupt signal setting register is output from the S-35740. Each byte from B7 is transmitted.

When the read operation of the fixed-cycle interrupt signal setting register is finished, transmit "1" (NO_ACK) to the acknowledge after B0 output from the master device, and then transmit the stop condition.

The fixed-cycle interrupt signal setting register is a 2-byte register. "1" is read if the read operation is performed continuously after reading 2 bytes of the fixed-cycle interrupt signal setting register.

Regarding the fixed-cycle interrupt signal setting register, refer to "■ Configuration of Registers".

Moreover, the internal address pointer is reset if recognizing the stop condition. Therefore, do not transmit the stop condition after dummy write operation. The time register is read if performing the read operation of the register after transmitting the stop condition.



*1. Set "0" or "1" since they are dummy data.

Figure 21 Read Timing of Fixed-cycle Interrupt Signal Setting Register

■ Release of SDA

The ENBL pin of the S-35740 does not perform the reset operation of the communication interface. Therefore, the stop condition is input to reset the internal interface circuit usually.

However, the S-35740 does not accept the stop condition from the master device when in the status that SDA outputs "L" (at the time of acknowledge outputting or reading). Consequently, it is necessary to finish the acknowledge output or read operation. **Figure 22** shows the SDA release method.

First, input the start condition from the master device (since SDA of the S-35740 outputs "L", the S-35740 can not detect the start condition). Next, input the clocks for 1-byte data access (9 clocks) from SCL. During the time, release SDA of the master device. By this, the SDA input / output before communication interrupt is completed, and SDA of the S-35740 becomes release status. Continuously, if the stop condition is input, the internal circuit resets and the communication returns to normal status.

It is strongly recommended that the SDA release method is performed at the time of system initialization after the power supply voltage of the master device rises.





Figure 22 SDA Release Method

■ Power-on Detection Circuit

In order for the power-on detection circuit to operate normally, raise the power supply voltage of the IC from 0.2 V or lower so that it reaches 1.8 V of the operation power supply voltage minimum value within 10 ms, as shown in **Figure 23**.



*1. 0 V means that there is no potential difference between the VDD pin and the VSS pin of the S-35740.


Figure 23 How to Raise the Power Supply Voltage

If the power supply voltage of the S-35740 cannot be raised under the above conditions, the power-on detection circuit may not operate normally and an oscillation may not start. In such case, perform the operations shown in "1. When power supply voltage is raised at ENBL pin = "L" " and "2. When power supply voltage is raised at ENBL pin = "H" ".

1. When power supply voltage is raised at ENBL pin = "L"

Set the ENBL pin to "L" until the power supply voltage reaches 1.8 V or higher. While the ENBL pin is set to "L", the oscillation start signal becomes "H", and the crystal oscillation circuit normally oscillates. If the ENBL pin is set to "H" after the power supply voltage reaches 1.8 V, the oscillation start signal becomes "L" within 500 ms, and the oscillation status is maintained.

The current consumption increases by 1.7 μ A typ. while the ENBL pin is set to "L".




*1. 0 V means that there is no potential difference between the VDD pin and the VSS pin of the S-35740.

Figure 24 When Power Supply Voltage is Raised at ENBL Pin = "L"

2. When power supply voltage is raised at ENBL pin = "H"

Set the ENBL pin to "L" after the power supply voltage reaches 1.8 V or higher. If the ENBL pin is set to "L" for 500 ms or longer, the oscillation start signal becomes "H", and the crystal oscillation circuit normally oscillates. After that, if the ENBL pin is set to "H", the oscillation start signal becomes "L" within 500 ms, and the oscillation status is maintained.

The current consumption increases by 1.7 μ A typ. while the ENBL pin is set to "L".



*1. 0 V means that there is no potential difference between the VDD pin and the VSS pin of the S-35740.

Figure 25 When Power Supply Voltage is Raised at ENBL Pin = "H"

■ Example of Application Circuit




Figure 26

- Caution 1. Start communication under stable condition after turning on the the system power supply.
- 2. The above connection diagram does not guarantee operation. Set the constants after performing sufficient evaluation using the actual application.

■ Configuration of Crystal Oscillation Circuit

Since the S-35740 has built-in capacitors (C_g and C_d), adjustment of oscillation frequency is unnecessary. However, the crystal oscillation circuit is sensitive to external noise and parasitic capacitance (C_p), these effects may become a factor to worsen the clock accuracy. Therefore, the following steps are recommended for optimizing the configuration of the crystal oscillation circuit.

- Locate the bypass capacitor adjacent to the power supply pin of the S-35740.
- Place the S-35740 and the quartz crystal as close to each other as possible, and shorten the wiring.
- Increase the insulation resistance between pins and the board wiring patterns of XIN and XOUT.
- Do not place any signal or power lines close to the crystal oscillation circuit.
- Locate the GND layer immediately below the crystal oscillation circuit.
(In the case of a multi-layer board, only the layer farthest from the oscillation circuit should be located as the GND layer. Do not locate a circuit pattern on the intermediate layers.)




Figure 27 Configuration of Crystal Oscillation Circuit




Figure 28 Example of Recommended Connection Pattern Diagram

Caution Oscillation characteristics are subject to the variation of each component such as board parasitic capacitance, parasitic resistance, quartz crystal and external capacitor. When configuring the crystal oscillation circuit, pay sufficient attention for them.

■ Cautions When Using Quartz Crystal


Request a matching evaluation between the IC and a quartz crystal to the quartz crystal maker.

■ Precautions


- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.
- ABLIC Inc. claims no responsibility for any disputes arising out of or in connection with any infringement by products including this IC of patents owned by a third party.

■ Characteristics (Typical Data)


1. Current consumption 1 vs. Power supply voltage characteristics




2. Current consumption 2 vs. Power supply voltage characteristics




3. Current consumption 3 vs. SCL frequency characteristics




4. Current consumption 1 vs. Temperature characteristics




5. Current consumption 2 vs. Temperature characteristics




6. Current consumption 2 vs. INT pin load capacitance characteristics




7. Oscillation frequency vs. Power supply voltage characteristics




8. Oscillation frequency vs. Temperature characteristics






9. Low level output current vs. Output voltage characteristics






10. High level output current vs. V_{DD} - V_{OUT} characteristics






No. FM008-A-P-SD-1.2

TITLE	TMSOP8-A-PKG Dimensions
No.	FM008-A-P-SD-1.2
ANGLE	
UNIT	mm
ABLIC Inc.	




No. FM008-A-C-SD-2.0

TITLE	TMSOP8-A-Carrier Tape
No.	FM008-A-C-SD-2.0
ANGLE	
UNIT	mm
ABLIC Inc.	



Enlarged drawing in the central part



No. FM008-A-R-SD-1.0

TITLE	TMSOP8-A-Reel		
No.	FM008-A-R-SD-1.0		
ANGLE		QTY.	4,000
UNIT	mm		
ABLIC Inc.			

Disclaimers (Handling Precautions)

1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
3. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by the incorrect information described herein.
4. Be careful to use the products within their ranges described herein. Pay special attention for use to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by failures and / or accidents, etc. due to the use of the products outside their specified ranges.
5. Before using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
7. The products are strictly prohibited from using, providing or exporting for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not liable for any losses, damages, claims or demands caused by any provision or export to the person or entity who intends to develop, manufacture, use or store nuclear, biological or chemical weapons or missiles, or use any other military purposes.
8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses by ABLIC, Inc. Do not apply the products to the above listed devices and equipments.
ABLIC Inc. is not liable for any losses, damages, claims or demands caused by unauthorized or unspecified use of the products.
9. In general, semiconductor products may fail or malfunction with some probability. The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
The entire system in which the products are used must be sufficiently evaluated and judged whether the products are allowed to apply for the system on customer's own responsibility.
10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party is strictly prohibited without the express permission of ABLIC Inc.
14. For more details on the information described herein or any other questions, please contact ABLIC Inc.'s sales representative.
15. This Disclaimers have been delivered in a text using the Japanese language, which text, despite any translations into the English language and the Chinese language, shall be controlling.

2.4-2019.07